US20010046174A1 - Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts - Google Patents

Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts Download PDF

Info

Publication number
US20010046174A1
US20010046174A1 US09/834,298 US83429801A US2001046174A1 US 20010046174 A1 US20010046174 A1 US 20010046174A1 US 83429801 A US83429801 A US 83429801A US 2001046174 A1 US2001046174 A1 US 2001046174A1
Authority
US
United States
Prior art keywords
digit lines
complementary pairs
current
memory cells
current limiting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/834,298
Other versions
US6442101B2 (en
Inventor
Manny Ma
Brian Shirley
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
US Bank NA
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US09/834,298 priority Critical patent/US6442101B2/en
Publication of US20010046174A1 publication Critical patent/US20010046174A1/en
Priority to US10/206,174 priority patent/US6625068B1/en
Application granted granted Critical
Publication of US6442101B2 publication Critical patent/US6442101B2/en
Priority to US10/639,122 priority patent/US6888762B2/en
Assigned to U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT reassignment U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MICRON TECHNOLOGY, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT reassignment MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: MICRON TECHNOLOGY, INC.
Assigned to U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT reassignment U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Assignors: MICRON TECHNOLOGY, INC.
Assigned to JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT reassignment JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MICRON SEMICONDUCTOR PRODUCTS, INC., MICRON TECHNOLOGY, INC.
Anticipated expiration legal-status Critical
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Assigned to MICRON TECHNOLOGY, INC., MICRON SEMICONDUCTOR PRODUCTS, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/025—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in signal lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4094—Bit-line management or control circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G11C2029/5006—Current

Definitions

  • This invention relates generally to integrated memory circuits and, more specifically, to techniques for limiting bleed current in row-to-column shorts within dynamic random access memory array circuitry.
  • Integrated circuit technology has come a long way, from a few random transistors fabricated on a single die to extremely complex and dense microprocessing units and random access memory devices currently available.
  • Memory circuits such as dynamic random access memory (DRAM) arrays, have increased in complexity and density over time. With such increased density and complexity, it is very likely that one or more shorts will occur between a word line (generally referred to as a “row” within the array) and a digit line (generally referred to as a “column” within the array).
  • DRAM dynamic random access memory
  • a row-to-column short typically is a point defect that shorts together a particular row line to a perpendicular digit line. Such a defect generally ruins the integrity of both the row and column.
  • Spare rows and spare columns are created within the DRAM array in combination with address redirection circuitry in order to substitute functional spare rows and columns for those that are shorted at least to the extent that shorted rows and columns do not exceed the number of spare rows and columns. Even though this on-chip redundancy allows for the repair of a DRAM integrated circuit device, it is important to note that the shorted columns and rows are not disconnected from the array circuitry. The shorted columns and rows are merely no longer addressed by the array's address decode circuitry.
  • FIGS. 1A and 1B A schematic example of a low-current bleeder device used in the prior art is depicted in drawing FIGS. 1A and 1B, where drawing FIG. 1A is the schematic electronic diagram while drawing FIG. 1B is a schematic typography of a fabricated memory array.
  • Two, or more, NMOS transistors 10 accompany an equilibrating polysilicon gate transistor 12 to provide a bias level to V cc volts.
  • Transistors 10 and 12 operate in conjunction with equilibration to ensure that the digit line pair remains at the prescribed voltage for sensing.
  • Patent digit lines D and D* are a complementary pair that is at Vcc and ground equilibrate to Vcc/2 volts.
  • the bias devices ensure that this occurs and also guarantee that the digit lines remain at Vcc/2, despite leakage paths that would otherwise discharge them.
  • a current limiting device 14 is placed in series between the shared node 16 , which is a polysilicon gate tied to VCC, and DVC 2 bias voltage generator bus 18 (also known as Vcc/2).
  • Current limiting device 14 is a long length (long L), low-current bleeder device 14 that limits the amount of supply current by actively holding the digit line to DVC 2 .
  • the row line which is held low in tRP for the time necessary to precharge the row because the row is shorted with the column, leaks some current through the transistor 12 when the equilibrate line is held high during t RP .
  • current limiting device 14 limits the current of a row-column short to approximately 10 microamperes ( ⁇ A), which is substantially under the standby current specifications.
  • a DRAM memory array uses a current limiting circuit employing current feedback to clamp the current flow to levels lower than were previously possible.
  • the current limiting circuit comprises a long length, depletion mode transistor that has its gate voltage reduced when row-to-column shorts exist to limit the bleed current.
  • An alternative embodiment uses a P-channel FET in series with the depletion mode transistor and has its gate tied to a negative supply and passes current until both digit lines approach approximately 0.3 Volts.
  • FIGS. 1A and 1B are schematic diagrams of a prior art current limiting circuit used in a DRAM array
  • FIGS. 2A and 2B are schematic diagrams of a current limiting circuit using current feedback for use in a DRAM array according to the present invention
  • FIG. 3 depicts a schematic diagram of an alternative current limiting circuit for use in a DRAM array according to the present invention
  • FIG. 4 is a graph diagram of the bleed current versus digit line voltage under row-to-column shorting
  • FIG. 5 is a block diagram of an electronic system incorporating the DRAM according to the present invention.
  • FIG. 6 is a diagram of a semiconductor wafer incorporating the DRAM of the present invention.
  • FIG. 2A Illustrated in drawing FIG. 2A is a schematic diagram depicting a low-current array current limiting or bleeder circuit 20 according to the present invention.
  • Bleeder circuit 20 is intended to be used in a dynamic random access memory (DRAM) device found within a computer system.
  • DRAM dynamic random access memory
  • the present invention will be described with respect to this embodiment, which includes a DRAM device, it will be understood by those having skill in the field of this invention that the present invention includes within its scope any electronic device, including a processor device having cache memory.
  • FIG. 2A Illustrated in drawing FIG. 2A, a plurality of digit line pairs (D 1 -D 1 *, D 2 -D 2 *, D 3 -D 3 *, and D 4 -D 4 *) is shown with its equilibrate circuitry.
  • Node 22 is a local node shared with all common nodes of each set of equilibrate transistors (Q 1 A-Q 1 C, Q 2 A-Q 2 C, Q 3 A-Q 3 C, and Q 4 A-Q 4 C).
  • a current limiting device 24 is placed in series between shared node 22 and the Vcc/2, also referred to as DVC 2 , voltage generator bus 26 .
  • the current limiting device 24 incorporates a long length (long 1 ), depletion mode transistor 28 having its gate tied to the column lines (D and D*) while the drain is tied to DVC 2 .
  • the gate voltage is reduced under row-to-column short conditions in such a manner as to limit the bleeder current I DS , or the drain-to-source current.
  • bleeder circuit 20 utilizes current feedback to limit the current flow from the row-to-column short. This arrangement also provides for a much lower I DS bleed current for a given transistor dimension. In this example, the bleeder current I DS is limited to 1 microA.
  • FIG. 2B Illustrated in drawing FIG. 2B is a surface view of a memory array layout in a semiconductor substrate such as silicon.
  • Bleeder circuit 20 conforms to the schematic diagram of 2A.
  • Datalines D and D* are metal leads.
  • a voltage generator bus 26 is an N+semiconductor layer tied to the DVC 2 .
  • each transistor QN has its polysilicon gate tied to an equilibrate line.
  • the long depletion mode device 28 is formed of a polysilicon gate that is coupled using a short metal strap 29 that ties the gate to its drain.
  • FIG. 3 Illustrated in drawing FIG. 3 is an alternative embodiment of a current limiting circuit according to the present invention.
  • the redundancy shown in drawing FIGS. 2A and 2 B has been eliminated merely for the sake of clarity.
  • a low-current array bleeder circuit 30 is provided that uses a similar feedback arrangement or current limiting device 24 as that found in drawing FIGS. 2A and 2B, but further includes a second switch 32 connected to transistor 28 .
  • Switch 32 is a P-channel MOSFET having its gate tied to a negative supply voltage (V bb ). Switch 32 passes current in a row-to-column short mode until both digit and digit* lines (D, D*) approach approximately 3.0 V. At this voltage level, I DS becomes 0 A and no current flows.
  • FIG. 4 Illustrated in drawing FIG. 4 is a graph illustrating the effect of using bleeder circuit 20 or 30 according to the present invention.
  • the voltage on D line causes the current to stop flowing.
  • the bleeder current begins to flow until such a time as the voltage reaches approximately 0.2-0.3 V. At that time, the bleeder current ceases to flow or is now at 0.0 A.
  • FIG. 5 Illustrated in drawing FIG. 5 is a block diagram of a computer system 50 .
  • Computer system 50 includes an input device 52 , such as a keyboard, an output device 54 , such as a video monitor, and a storage device 56 , all coupled to a conventional processor 58 .
  • the computer system 50 further includes a memory device, such as a dynamic random access memory (DRAM) device 60 , coupled to processor 58 .
  • DRAM device 60 incorporates either embodiment of memory cells shown respectively in drawing FIGS. 2A, 2B, and 3 .
  • DRAM is the memory of discussion, it will be appreciated by those skilled in the art that the present invention includes other memory devices such as read only memory, cache memory, and video RAM.
  • a DRAM device 60 that includes the DRAM portion 20 or 30 of FIG. 2 or 3 , respectively, is fabricated on the surface of a semiconductor wafer 62 .
  • the wafer 62 may comprise a sliced wafer of silicon, or may comprise any one of a wide variety of substrates, including, for example, a Silicon-on-Sapphire (SOS) substrate, a Silicon-on-Insulator (SOI) substrate, or a Silicon-on-Glass (SOG) substrate.
  • SOS Silicon-on-Sapphire
  • SOI Silicon-on-Insulator
  • SOG Silicon-on-Glass

Abstract

A DRAM memory array is disclosed that uses a current limiting circuit employing current feedback to clamp the current flow to reduced levels than were previously possible. The current limiting circuit comprises a long length, depletion mode transistor that has its gate voltage reduced when row-to-column shorts exist to limit the bleed current. An alternative embodiment uses a P-channel FET in series with the depletion mode transistor and has its gate tied to a negative supply and passes current until both digit lines approach approximately 0.3 Volts.

Description

    CROSS REFERENCE TO RELATED APPLICATION
  • This application is a continuation of application Ser. No. 09/521,756, filed Mar. 9, 2000, pending, which is a divisional of application Ser. No. 09/137,779, filed Aug. 20, 1998, now U.S. Pat. No. 6,078,538, issued Jun. 20, 2000.[0001]
    • BACKGROUND OF THE INVENTION
  • [0002] 1. Field of the Invention
  • This invention relates generally to integrated memory circuits and, more specifically, to techniques for limiting bleed current in row-to-column shorts within dynamic random access memory array circuitry. [0003]
  • [0004] 2. State of the Art
  • Integrated circuit technology has come a long way, from a few random transistors fabricated on a single die to extremely complex and dense microprocessing units and random access memory devices currently available. Memory circuits, such as dynamic random access memory (DRAM) arrays, have increased in complexity and density over time. With such increased density and complexity, it is very likely that one or more shorts will occur between a word line (generally referred to as a “row” within the array) and a digit line (generally referred to as a “column” within the array). [0005]
  • A row-to-column short typically is a point defect that shorts together a particular row line to a perpendicular digit line. Such a defect generally ruins the integrity of both the row and column. Spare rows and spare columns are created within the DRAM array in combination with address redirection circuitry in order to substitute functional spare rows and columns for those that are shorted at least to the extent that shorted rows and columns do not exceed the number of spare rows and columns. Even though this on-chip redundancy allows for the repair of a DRAM integrated circuit device, it is important to note that the shorted columns and rows are not disconnected from the array circuitry. The shorted columns and rows are merely no longer addressed by the array's address decode circuitry. Disconnection of the shorted rows and columns from the array circuitry is impractical if not impossible with presently available technology due to the small interword line and interdigit line pitch used to fabricate DRAM arrays. Schemes for implementing row and column redundancy in DRAM arrays are well known in the art, and it is not necessary to further detail these structures at this time. [0006]
  • The repair of row to column shorts through redirected addressing does not eliminate the presence of shorts within the array, nor does it eliminate the potential for biased voltage pull down with the attendant problems of excessive standby current, read/write operations resulting in invalid data and possible damage to cell capacitors within the array. For example, one serious problem is that of an increase in the quiescent standby current because of a defect in the circuit. In standby mode, all the row lines are actively held to ground, while the digits are ideally held to an intermediate supply also known as DVC[0007] 2 (Vcc/2), in anticipation of a new access. The row-to-column short therefore acts to short DVC2 to ground, giving a much higher standby current than is otherwise necessary or desired.
  • Since such short defects cannot be eradicated entirely, large DRAM arrays have resorted to the use of “bleeder” circuits, which act to limit the amount of supply current that actively holds a digit line to DVC[0008] 2. A schematic example of a low-current bleeder device used in the prior art is depicted in drawing FIGS. 1A and 1B, where drawing FIG. 1A is the schematic electronic diagram while drawing FIG. 1B is a schematic typography of a fabricated memory array. Two, or more, NMOS transistors 10 accompany an equilibrating polysilicon gate transistor 12 to provide a bias level to Vcc volts. Transistors 10 and 12 operate in conjunction with equilibration to ensure that the digit line pair remains at the prescribed voltage for sensing. Patent digit lines D and D* are a complementary pair that is at Vcc and ground equilibrate to Vcc/2 volts. The bias devices ensure that this occurs and also guarantee that the digit lines remain at Vcc/2, despite leakage paths that would otherwise discharge them. A current limiting device 14 is placed in series between the shared node 16, which is a polysilicon gate tied to VCC, and DVC2 bias voltage generator bus 18 (also known as Vcc/2). Current limiting device 14 is a long length (long L), low-current bleeder device 14 that limits the amount of supply current by actively holding the digit line to DVC2. For this example, the row line, which is held low in tRP for the time necessary to precharge the row because the row is shorted with the column, leaks some current through the transistor 12 when the equilibrate line is held high during tRP. Typically, current limiting device 14 limits the current of a row-column short to approximately 10 microamperes (μA), which is substantially under the standby current specifications.
  • As DRAM array sizes grow, however, row-to-column shorts become more prevalent. As such, there is a desire to reduce this current even further to yield dice with a substantial number of row/column shorts and to keep the quiescent standby current in a more tightly controlled range. Unfortunately, the dimensions of current [0009] limiting device 14 limit the amount of current that can be reduced and the row-to-column shorts cause current limiting device 14 to operate in a high-current mode. Accordingly, what is needed is a memory array current limiting circuit that reduces the amount of current drawn even further without necessarily having to reduce the size of the bleeder transistor.
    • SUMMARY OF THE INVENTION
  • According to the present invention, a DRAM memory array is disclosed that uses a current limiting circuit employing current feedback to clamp the current flow to levels lower than were previously possible. The current limiting circuit comprises a long length, depletion mode transistor that has its gate voltage reduced when row-to-column shorts exist to limit the bleed current. An alternative embodiment uses a P-channel FET in series with the depletion mode transistor and has its gate tied to a negative supply and passes current until both digit lines approach approximately 0.3 Volts.[0010]
    • BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING
  • FIGS. 1A and 1B are schematic diagrams of a prior art current limiting circuit used in a DRAM array; [0011]
  • FIGS. 2A and 2B are schematic diagrams of a current limiting circuit using current feedback for use in a DRAM array according to the present invention; [0012]
  • FIG. 3 depicts a schematic diagram of an alternative current limiting circuit for use in a DRAM array according to the present invention; [0013]
  • FIG. 4 is a graph diagram of the bleed current versus digit line voltage under row-to-column shorting; [0014]
  • FIG. 5 is a block diagram of an electronic system incorporating the DRAM according to the present invention; and [0015]
  • FIG. 6 is a diagram of a semiconductor wafer incorporating the DRAM of the present invention.[0016]
    • DETAILED DESCRIPTION OF THE INVENTION
  • Illustrated in drawing FIG. 2A is a schematic diagram depicting a low-current array current limiting or [0017] bleeder circuit 20 according to the present invention. Bleeder circuit 20 is intended to be used in a dynamic random access memory (DRAM) device found within a computer system. Although the present invention will be described with respect to this embodiment, which includes a DRAM device, it will be understood by those having skill in the field of this invention that the present invention includes within its scope any electronic device, including a processor device having cache memory.
  • An example of an exemplary DRAM circuit in which the present invention is incorporated is found in U.S. Pat. No. 5,552,739, entitled Integrated Circuit Power Supply Having Piece-Wise Linearity, herein incorporated by reference for all purposes, as well as in U.S. Pat. No. 5,235,550, entitled Method for Maintaining Optimum Biasing Voltage and Standby Current Levels in a DRAM Array Having Repaired Row to Column Shorts, also herein incorporated by reference for all purposes. U.S. Pat. No. 5,235,550 further depicts how a current limiting circuit may be incorporated into a memory circuit, such as a DRAM array. [0018]
  • Illustrated in drawing FIG. 2A, a plurality of digit line pairs (D[0019] 1-D1*, D2-D2*, D3-D3*, and D4-D4*) is shown with its equilibrate circuitry. Node 22 is a local node shared with all common nodes of each set of equilibrate transistors (Q1A-Q1C, Q2A-Q2C, Q3A-Q3C, and Q4A-Q4C). A current limiting device 24 is placed in series between shared node 22 and the Vcc/2, also referred to as DVC2, voltage generator bus 26. This arrangement is repeated throughout the array, so that in the event of a row-to-column short within one or more of the digit lines of a particular digit line pair, only that pair will be affected. The current limiting device 24 incorporates a long length (long 1), depletion mode transistor 28 having its gate tied to the column lines (D and D*) while the drain is tied to DVC2. In this configuration, the gate voltage is reduced under row-to-column short conditions in such a manner as to limit the bleeder current IDS, or the drain-to-source current. Further, bleeder circuit 20 utilizes current feedback to limit the current flow from the row-to-column short. This arrangement also provides for a much lower IDS bleed current for a given transistor dimension. In this example, the bleeder current IDS is limited to 1 microA.
  • Illustrated in drawing FIG. 2B is a surface view of a memory array layout in a semiconductor substrate such as silicon. [0020] Bleeder circuit 20 conforms to the schematic diagram of 2A. Datalines D and D* are metal leads. A voltage generator bus 26 is an N+semiconductor layer tied to the DVC2. Further, each transistor QN has its polysilicon gate tied to an equilibrate line. Next, the long depletion mode device 28 is formed of a polysilicon gate that is coupled using a short metal strap 29 that ties the gate to its drain.
  • Although a single current limiting device could conceivably be used for each digit line pair, this increases the cost of the die having such architecture, as the high number of current limiting devices required for such an architecture would significantly increase die size. On the other hand, all column pairs isolated from the bias voltage generator bus by a single current limiting device will be shorted to Vss if a row-to-column short exists on any of the digit lines among those column pairs. Hence, the tied column pairs must be replaced as a unit if any one or more of the digit lines among the tied column pairs is shorted to a word line. This constraint places a practical limit on the total number of digit line pairs associated with a single current limiting device. Typically, one or two column pairs will be tied to one current limiting device, although any number may be connected to a current limiting device. [0021]
  • Illustrated in drawing FIG. 3 is an alternative embodiment of a current limiting circuit according to the present invention. The redundancy shown in drawing FIGS. 2A and [0022] 2B has been eliminated merely for the sake of clarity. A low-current array bleeder circuit 30 is provided that uses a similar feedback arrangement or current limiting device 24 as that found in drawing FIGS. 2A and 2B, but further includes a second switch 32 connected to transistor 28. Switch 32 is a P-channel MOSFET having its gate tied to a negative supply voltage (Vbb). Switch 32 passes current in a row-to-column short mode until both digit and digit* lines (D, D*) approach approximately 3.0 V. At this voltage level, IDS becomes 0 A and no current flows. Illustrated in drawing FIG. 4 is a graph illustrating the effect of using bleeder circuit 20 or 30 according to the present invention. At a voltage level DV2, the voltage on D line causes the current to stop flowing. As the voltage decreases on D line, the bleeder current begins to flow until such a time as the voltage reaches approximately 0.2-0.3 V. At that time, the bleeder current ceases to flow or is now at 0.0 A.
  • Illustrated in drawing FIG. 5 is a block diagram of a [0023] computer system 50. Computer system 50 includes an input device 52, such as a keyboard, an output device 54, such as a video monitor, and a storage device 56, all coupled to a conventional processor 58. The computer system 50 further includes a memory device, such as a dynamic random access memory (DRAM) device 60, coupled to processor 58. DRAM device 60 incorporates either embodiment of memory cells shown respectively in drawing FIGS. 2A, 2B, and 3. Although DRAM is the memory of discussion, it will be appreciated by those skilled in the art that the present invention includes other memory devices such as read only memory, cache memory, and video RAM.
  • As shown in drawing FIG. 6, a [0024] DRAM device 60 that includes the DRAM portion 20 or 30 of FIG. 2 or 3, respectively, is fabricated on the surface of a semiconductor wafer 62. The wafer 62 may comprise a sliced wafer of silicon, or may comprise any one of a wide variety of substrates, including, for example, a Silicon-on-Sapphire (SOS) substrate, a Silicon-on-Insulator (SOI) substrate, or a Silicon-on-Glass (SOG) substrate.
  • While the present invention has been described in terms of certain preferred embodiments, it is not so limited, and those of ordinary skill in the art will readily recognize and appreciate that many additions, deletions and modifications to the embodiments described herein may be made without departing from the scope of the invention as hereinafter claimed. [0025]

Claims (6)

What is claimed is:
1. A computer comprising:
an input device;
an output device;
a storage device;
a processor connected to said input, output, and storage devices;
a memory circuit connected said processor comprising:
a plurality of complementary pairs of digit lines;
a row line, coupled to said plurality of complementary pairs of digit lines;
a plurality of memory cells, at least one of said plurality of memory cells being connected to at least one of said plurality of complementary pairs of digit lines; and
a plurality of current limiting circuits, at least one of said plurality of current limiting circuits being connected to said at least one of said plurality of memory cells and said at least one of said plurality of complementary pairs of digit lines for utilizing current feedback for limiting a current flow through said plurality of complementary pair of digit lines during shorting of said at least one of said plurality of complementary pairs of digit lines, each of said plurality of current limiting circuits comprising a long length, depletion mode transistor having its gate connected to said plurality of complementary pairs of digit lines.
2. A computer comprising:
an input device;
an output device;
a storage device;
a processor connected to said input, output, and storage devices;
a memory circuit connected to said processor comprising:
a plurality of complementary pairs of digit lines;
a row line, coupled to said plurality of complementary pairs of digit lines;
a plurality of memory cells, at least one of said plurality of memory cells being connected to at least one of said plurality of complementary pairs of digit lines; and
a plurality of current limiting circuits, at least one of said plurality of current limiting circuits connected to said at least one of said plurality of memory cells and said at least one of said plurality of complementary pairs of digit lines for utilizing current feedback for limiting a current flow through said plurality of complementary pair of digit lines during shorting of said at least one of said plurality of complementary pairs of digit lines, each of said plurality of current limiting circuits further comprises:
a switching transistor connected to said plurality of complementary pairs of digit lines and having a gate node connected to a negative voltage supply; and
a long length depletion mode transistor connected to said switching transistor, said transistor having a gate node connected to said plurality of complementary pairs of digit lines for providing feedback for controlling and for limiting a bleed current during shorting of one of said plurality of complementary pairs of digit lines.
3. A computer comprising:
an input device;
an output device;
a storage device;
a processor connected to said input, output, and storage devices;
a memory circuit connected to said processor comprising:
a plurality of complementary pairs of digit lines;
a row line, coupled to said plurality of complementary pairs of digit lines;
a plurality of memory cells, at least one of said plurality of memory cells connected to at least one of said plurality of complementary pairs of digit lines;
a plurality of current limiting circuits, at least one of said plurality of current limiting circuits connected to said at least one of said plurality of memory cells and said at least one of said plurality of complementary pairs of digit lines for utilizing current feedback for limiting a current flow through said plurality of complementary pair of digit lines during shorting of said at least one of said plurality of complementary pairs of digit lines; and
an equilibrate line connected to selected ones of said plurality of memory cells in a common row.
4. A computer comprising:
an input device;
an output device;
a storage device;
a processor connected to said input, output, and storage devices;
a memory circuit connected to said processor comprising:
a plurality of complementary pairs of digit lines;
a row line, coupled to said plurality of complementary pairs of digit lines;
a plurality of memory cells, at least one of said plurality of memory cells connected to at least one of said plurality of complementary pairs of digit lines; and
a plurality of current limiting circuits, at least one of said plurality of current limiting circuits connected to said at least one of said plurality of memory cells and said at least one of said plurality of complementary pairs of digit lines for utilizing current feedback for limiting a current flow through said plurality of complementary pairs of digit lines during shorting of said at least one of said plurality of complementary pairs of digit lines to another line, each of said plurality of current limiting circuits comprising a long length, depletion mode transistor having its gate connected to said plurality of complementary pairs of digit lines.
5. A computer comprising:
an input device;
an output device;
a storage device;
a processor connected to said input, output, and storage devices;
a memory circuit connected to said processor comprising:
a plurality of complementary pairs of digit lines;
a row line connected to said plurality of complementary pairs of digit lines;
a plurality of memory cells, at least one of said plurality of memory cells connected to at least one of said plurality of complementary pairs of digit lines; and
a plurality of current limiting circuits, at least one of said plurality of current limiting circuits being connected to said at least one of said plurality of memory cells and said at least one of said plurality of complementary pairs of digit lines for utilizing current feedback for limiting a current flow through said plurality of complementary pairs of digit lines during shorting of said at least one of said plurality of complementary pairs of digit lines with another line, each of said plurality of current limiting circuits further comprising:
a switching transistor connected to said plurality of complementary pairs of digit lines, said switching transistor having a gate node connected to a negative voltage supply; and
a long length, depletion mode transistor connected to said switching transistor, said depletion mode transistor having a gate node connected to said plurality of complementary pairs of digit lines for providing feedback for controlling and for limiting a bleed current during shorting of said plurality of complementary pairs of digit lines with said row line.
6. A computer comprising:
an input device;
an output device;
a storage device;
a processor coupled to said input, output, and storage devices;
a memory circuit connected to said processor comprising:
a plurality of complementary pairs of digit lines;
a row line, connected to said plurality of complementary pairs of digit lines;
a plurality of memory cells, at least one of said plurality of memory cells connected to at least one of said plurality of complementary pairs of digit lines;
a plurality of current limiting circuits, at least one of said plurality of current limiting circuits connected to said at least one of said plurality of memory cells and said at least one of said plurality of complementary pairs of digit lines for utilizing current feedback for limiting a flow of current through said plurality of complementary pairs of digit lines during shorting of said at least one of said plurality of complementary pairs of digit lines with another line; and
an equilibrate line connected to selected ones of said plurality of memory cells in a common row.
US09/834,298 1998-08-20 2001-04-12 Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts Expired - Lifetime US6442101B2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US09/834,298 US6442101B2 (en) 1998-08-20 2001-04-12 Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts
US10/206,174 US6625068B1 (en) 1998-08-20 2002-07-25 Apparatus for reducing bleed currents within a DRAM array having row-to-column shorts
US10/639,122 US6888762B2 (en) 1998-08-20 2003-08-11 Apparatus for reducing bleed currents within a DRAM array having row-to-column shorts

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/137,779 US6078538A (en) 1998-08-20 1998-08-20 Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts
US09/521,756 US6226221B1 (en) 1998-08-20 2000-03-09 Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts
US09/834,298 US6442101B2 (en) 1998-08-20 2001-04-12 Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/521,756 Continuation US6226221B1 (en) 1998-08-20 2000-03-09 Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/206,174 Continuation US6625068B1 (en) 1998-08-20 2002-07-25 Apparatus for reducing bleed currents within a DRAM array having row-to-column shorts

Publications (2)

Publication Number Publication Date
US20010046174A1 true US20010046174A1 (en) 2001-11-29
US6442101B2 US6442101B2 (en) 2002-08-27

Family

ID=22479011

Family Applications (8)

Application Number Title Priority Date Filing Date
US09/137,779 Expired - Lifetime US6078538A (en) 1998-08-20 1998-08-20 Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts
US09/521,756 Expired - Lifetime US6226221B1 (en) 1998-08-20 2000-03-09 Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts
US09/521,933 Expired - Lifetime US6310802B1 (en) 1998-08-20 2000-03-09 Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts
US09/834,298 Expired - Lifetime US6442101B2 (en) 1998-08-20 2001-04-12 Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts
US09/944,238 Expired - Lifetime US6434059B1 (en) 1998-08-20 2001-08-30 Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts
US10/200,869 Expired - Lifetime US6631091B2 (en) 1998-08-20 2002-07-22 Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts
US10/206,174 Expired - Lifetime US6625068B1 (en) 1998-08-20 2002-07-25 Apparatus for reducing bleed currents within a DRAM array having row-to-column shorts
US10/639,122 Expired - Fee Related US6888762B2 (en) 1998-08-20 2003-08-11 Apparatus for reducing bleed currents within a DRAM array having row-to-column shorts

Family Applications Before (3)

Application Number Title Priority Date Filing Date
US09/137,779 Expired - Lifetime US6078538A (en) 1998-08-20 1998-08-20 Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts
US09/521,756 Expired - Lifetime US6226221B1 (en) 1998-08-20 2000-03-09 Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts
US09/521,933 Expired - Lifetime US6310802B1 (en) 1998-08-20 2000-03-09 Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts

Family Applications After (4)

Application Number Title Priority Date Filing Date
US09/944,238 Expired - Lifetime US6434059B1 (en) 1998-08-20 2001-08-30 Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts
US10/200,869 Expired - Lifetime US6631091B2 (en) 1998-08-20 2002-07-22 Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts
US10/206,174 Expired - Lifetime US6625068B1 (en) 1998-08-20 2002-07-25 Apparatus for reducing bleed currents within a DRAM array having row-to-column shorts
US10/639,122 Expired - Fee Related US6888762B2 (en) 1998-08-20 2003-08-11 Apparatus for reducing bleed currents within a DRAM array having row-to-column shorts

Country Status (1)

Country Link
US (8) US6078538A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120087192A1 (en) * 2010-03-24 2012-04-12 Shang-Wei Fang Non-Volatile Memory Device with Program Current Clamp and Related Method
US8369154B2 (en) 2010-03-24 2013-02-05 Ememory Technology Inc. Channel hot electron injection programming method and related device
US8861255B2 (en) 2012-05-15 2014-10-14 Micron Technology, Inc. Apparatuses including current compliance circuits and methods
TWI470635B (en) * 2011-03-11 2015-01-21 Ememory Technology Inc Nonvolatile memory device and method of programming a nonvolatile memory cell

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6078538A (en) 1998-08-20 2000-06-20 Micron Technology, Inc. Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts
US6742661B1 (en) * 2001-04-03 2004-06-01 Micronics, Inc. Well-plate microfluidics
US6556503B2 (en) * 2001-08-21 2003-04-29 Micron Technology, Inc. Methods and apparatus for reducing decoder area
US6678199B1 (en) * 2002-06-19 2004-01-13 Micron Technology, Inc. Memory device with sense amp equilibration circuit
US6741504B2 (en) * 2002-07-19 2004-05-25 Micron Technology, Inc. Method and apparatus for reducing gate-induced diode leakage in semiconductor devices
US6728151B2 (en) 2002-08-29 2004-04-27 Micron Technology, Inc. Driving a DRAM sense amplifier having low threshold voltage PMOS transistors
US6711093B1 (en) 2002-08-29 2004-03-23 Micron Technology, Inc. Reducing digit equilibrate current during self-refresh mode
US6934208B2 (en) * 2002-12-03 2005-08-23 Boise Technology, Inc. Apparatus and method for a current limiting bleeder device shared by columns of different memory arrays
CN100421184C (en) * 2004-03-03 2008-09-24 晶豪科技股份有限公司 Memory device for pre-burning test and method therefor
KR100772686B1 (en) * 2004-10-30 2007-11-02 주식회사 하이닉스반도체 Semiconductor device for low voltage
KR100761407B1 (en) * 2004-10-30 2007-09-27 주식회사 하이닉스반도체 Semiconductor device for low voltage
KR100562652B1 (en) * 2004-10-30 2006-03-20 주식회사 하이닉스반도체 Semiconductor device for low voltage
KR100600056B1 (en) 2004-10-30 2006-07-13 주식회사 하이닉스반도체 Semiconductor device for low voltage
KR100670701B1 (en) * 2004-10-30 2007-01-17 주식회사 하이닉스반도체 Semiconductor device for low voltage
KR100562646B1 (en) 2004-12-22 2006-03-20 주식회사 하이닉스반도체 Semiconductor device for low voltage
KR100562647B1 (en) * 2004-12-22 2006-03-20 주식회사 하이닉스반도체 Semiconductor device for low voltage
KR100571650B1 (en) * 2005-03-31 2006-04-17 주식회사 하이닉스반도체 Semiconductor device for low voltage
KR100652794B1 (en) * 2005-03-31 2006-12-01 주식회사 하이닉스반도체 Semiconductor device for low voltage
US10020038B1 (en) * 2017-04-14 2018-07-10 Micron Technology, Inc. Apparatuses and methods for controlling wordlines and sense amplifiers

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US557579A (en) * 1896-04-07 Lifting-jack
FR2634080B1 (en) * 1988-07-08 1991-04-19 Thomson Csf OPTICAL SENSOR COHERENCE READING DEVICE
US5235550A (en) * 1991-05-16 1993-08-10 Micron Technology, Inc. Method for maintaining optimum biasing voltage and standby current levels in a DRAM array having repaired row-to-column shorts
US5552739A (en) * 1994-02-08 1996-09-03 Micron Technology, Inc. Integrated circuit power supply having piecewise linearity
US5551739A (en) * 1995-04-05 1996-09-03 Solis; Avis A. Chain lock for trailer doors or mobile home doors
US5557579A (en) * 1995-06-26 1996-09-17 Micron Technology, Inc. Power-up circuit responsive to supply voltage transients with signal delay
US5734617A (en) * 1996-08-01 1998-03-31 Micron Technology Corporation Shared pull-up and selection circuitry for programmable cells such as antifuse cells
US5732033A (en) * 1996-11-14 1998-03-24 Micron Technology, Inc. Method and circuit for rapidly equilibrating paired digit lines of a memory device during testing
KR100224685B1 (en) * 1997-01-30 1999-10-15 윤종용 Bitline control circuit and method thereof
US6078538A (en) * 1998-08-20 2000-06-20 Micron Technology, Inc. Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts
US5982622A (en) * 1999-03-09 1999-11-09 Chiou; Ming Chin CPU cooling arrangement
US6728281B1 (en) * 2000-02-10 2004-04-27 The Board Of Trustees Of The Leland Stanford Junior University Quantum-dot photon turnstile device
GB2368502B (en) * 2000-10-25 2003-03-12 Toshiba Res Europ Ltd Encoding decoding and communication method and apparatus
US6646727B2 (en) * 2001-05-16 2003-11-11 Bahaa E. A. Saleh Polarization mode dispersion characterization apparatus and method
US6897434B1 (en) * 2002-02-28 2005-05-24 Northwestern University All-fiber photon-pair source for quantum communications
US6605822B1 (en) * 2002-03-16 2003-08-12 D-Wave Systems, Inc. Quantum phase-charge coupled device
US6882431B2 (en) * 2002-11-26 2005-04-19 Malvin C. Teich Quantum optical coherence tomography data collection apparatus and method for processing therefor

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120087192A1 (en) * 2010-03-24 2012-04-12 Shang-Wei Fang Non-Volatile Memory Device with Program Current Clamp and Related Method
US8369154B2 (en) 2010-03-24 2013-02-05 Ememory Technology Inc. Channel hot electron injection programming method and related device
US8467245B2 (en) * 2010-03-24 2013-06-18 Ememory Technology Inc. Non-volatile memory device with program current clamp and related method
TWI470635B (en) * 2011-03-11 2015-01-21 Ememory Technology Inc Nonvolatile memory device and method of programming a nonvolatile memory cell
US8861255B2 (en) 2012-05-15 2014-10-14 Micron Technology, Inc. Apparatuses including current compliance circuits and methods
US10210928B2 (en) 2012-05-15 2019-02-19 Micron Technology, Inc. Apparatuses including current compliance circuits and methods

Also Published As

Publication number Publication date
US20020048206A1 (en) 2002-04-25
US20020181300A1 (en) 2002-12-05
US6310802B1 (en) 2001-10-30
US20040032784A1 (en) 2004-02-19
US6078538A (en) 2000-06-20
US6442101B2 (en) 2002-08-27
US6625068B1 (en) 2003-09-23
US6226221B1 (en) 2001-05-01
US6434059B1 (en) 2002-08-13
US6631091B2 (en) 2003-10-07
US6888762B2 (en) 2005-05-03

Similar Documents

Publication Publication Date Title
US6442101B2 (en) Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts
US6560139B2 (en) Low leakage current SRAM array
US5590079A (en) Wafer burn-in test circuit of a semiconductor memory device
US5566120A (en) Apparatus and method for controlling transistor current leakage
US7382674B2 (en) Static random access memory (SRAM) with clamped source potential in standby mode
US6574161B2 (en) Semiconductor integrated circuit device having a hierarchical power source configuration
US4964084A (en) Static random access memory device with voltage control circuit
US6577530B2 (en) Semiconductor memory device having memory cells each capable of storing three or more values
KR970006622B1 (en) Clamping circuit for clamping a reference voltage at a predetermined level
US5255224A (en) Boosted drive system for master/local word line memory architecture
KR100200765B1 (en) Sram cell having small layout area
US7085187B2 (en) Semiconductor storage device
KR100283542B1 (en) Semiconductor memory device clamping the overshoot and undershoot of input signal by circuit with pn junction
US4987560A (en) Semiconductor memory device
US6525983B2 (en) Device and method for reducing standby current in a memory device by disconnecting bit line load devices in unused columns of the memory device from a supply voltage
US20100066406A1 (en) Semiconductor device
US6222781B1 (en) Semiconductor integrated circuit device capable of externally applying power supply potential to internal circuit while restricting noise
US6909654B2 (en) Bit line pre-charge circuit of semiconductor memory device
US6333882B1 (en) Equilibration/pre-charge circuit for a memory device
US6316812B1 (en) Static semiconductor memory device with expanded operating voltage range
US20040032761A1 (en) Secure and static 4T SRAM cells in EDRAM technology
US6333671B1 (en) Sleep mode VDD detune for power reduction
US6744658B2 (en) Semiconductor memory device capable of holding write data for long time
JPH0562474A (en) Semiconductor memory
US6154386A (en) Memory device having a wide data path

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426

AS Assignment

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS

Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001

Effective date: 20180703

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL

Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001

Effective date: 20180703

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001

Effective date: 20180629

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001

Effective date: 20190731

AS Assignment

Owner name: MICRON SEMICONDUCTOR PRODUCTS, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001

Effective date: 20190731

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001

Effective date: 20190731