US20010042817A1 - Solid state imaging device and method for driving the same - Google Patents
Solid state imaging device and method for driving the same Download PDFInfo
- Publication number
- US20010042817A1 US20010042817A1 US09/123,997 US12399798A US2001042817A1 US 20010042817 A1 US20010042817 A1 US 20010042817A1 US 12399798 A US12399798 A US 12399798A US 2001042817 A1 US2001042817 A1 US 2001042817A1
- Authority
- US
- United States
- Prior art keywords
- charge
- transfer register
- signal
- vertical transfer
- high speed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000003384 imaging method Methods 0.000 title claims abstract description 94
- 239000007787 solid Substances 0.000 title claims abstract description 58
- 238000000034 method Methods 0.000 title claims description 18
- 230000003287 optical effect Effects 0.000 claims description 3
- 238000010408 sweeping Methods 0.000 claims 1
- 230000037433 frameshift Effects 0.000 description 29
- 230000015654 memory Effects 0.000 description 17
- 238000006243 chemical reaction Methods 0.000 description 16
- 238000010586 diagram Methods 0.000 description 15
- 239000011159 matrix material Substances 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/148—Charge coupled imagers
- H01L27/14831—Area CCD imagers
- H01L27/14837—Frame-interline transfer
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/60—Noise processing, e.g. detecting, correcting, reducing or removing noise
- H04N25/62—Detection or reduction of noise due to excess charges produced by the exposure, e.g. smear, blooming, ghost image, crosstalk or leakage between pixels
- H04N25/625—Detection or reduction of noise due to excess charges produced by the exposure, e.g. smear, blooming, ghost image, crosstalk or leakage between pixels for the control of smear
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/71—Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors
- H04N25/715—Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors using frame interline transfer [FIT]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/71—Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors
- H04N25/72—Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors using frame transfer [FT]
Definitions
- the present invention relates to a solid state imaging device and a method for driving the same.
- CCD solid state imaging device As a CCD solid state imaging device, there has been known a CCD solid state imaging device of, for example, a frame interline transfer (FIT) system, a multiple-frame interline transfer (M-FIT) system and so on.
- FIT frame interline transfer
- M-FIT multiple-frame interline transfer
- a CCD solid state imaging device 1 of the frame interline transfer (FIT) system is formed of an imaging section 4 which comprises a plurality of light receiving portions 2 , -each serving as a pixel, arranged in a matrix fashion and vertical transfer registers 3 of a CCD structure each corresponding to each column of the light receiving portions 2 , a storage section 6 comprising vertical transfer registers 5 of a similar CCD structure corresponding to the respective vertical transfer registers 3 in the imaging section 4 , a horizontal transfer register 7 adjacent to the storage section 6 , and an output section 8 .
- an imaging section 4 which comprises a plurality of light receiving portions 2 , -each serving as a pixel, arranged in a matrix fashion and vertical transfer registers 3 of a CCD structure each corresponding to each column of the light receiving portions 2 , a storage section 6 comprising vertical transfer registers 5 of a similar CCD structure corresponding to the respective vertical transfer registers 3 in the imaging section 4 , a horizontal transfer register 7 adjacent to the storage section 6 , and
- a signal charge obtained by photoelectric-converting a light in the light receiving portion 2 is read to the vertical transfer register 3 and then once transferred at a high speed (so-called high speed frame shift) to the vertical transfer register 5 in the storage section 6 . Thereafter, the signal charge at every one horizontal line is transferred from the storage section 6 to the horizontal transfer register 7 , transferred within the horizontal transfer register 7 and outputted as a signal from the output section 8 sequentially.
- a CCD solid state imaging device 11 of a multiple frame interline transfer is formed of an imaging section 14 comprising a plurality of light receiving portions 12 , each serving as a pixel, arranged in a matrix fashion and vertical transfer registers 13 of a CCD structure corresponding to columns of the light receiving portions 12 , respectively, a storage section 16 having vertical transfer registers of the CCD structure made of transfer portions with a stage number twice as that of, for example, the vertical transfer registers 13 in the imaging section 14 in correspondence with the vertical transfer register 13 , that is, a first storage section 16 A having vertical transfer registers 15 A made of transfer portions same as the vertical transfer registers 13 in a stage number and a second storage section 16 B contiguous to the first storage section 16 A and having vertical transfer registers 15 B made of transfer portions same as the former in a stage number, a horizontal transfer register 17 contiguous to the second storage section 16 B, and an output section 18 .
- M-FIT multiple frame interline transfer
- the signal charge of the light receiving portion 12 on the odd line is read to the vertical transfer register 13 , and then transferred to the vertical transfer register 15 A of the first storage section 16 A at a high speed transfer (high speed frame shift).
- the signal charge of the light receiving portion 12 on the even line is read to the vertical transfer register 13 , and then transferred to the vertical transfer register 15 A of the first storage section 16 A at a high speed transfer (high speed frame shift) and at the same time, the signal charge of the odd line stored in the first storage section 16 A is transferred to the vertical transfer register 15 B in the second storage section 16 B at a high speed transfer (high speed frame shift).
- the signal charge on every one horizontal line is transferred from the storage section 16 ( 16 A, 16 B) to the horizontal transfer register 17 , transferred within the horizontal transfer register 17 and sequentially outputted from the output section 18 as a signal.
- the signals of all the pixels that is, the signal on the odd line and the signal on the even line, which are separated and outputted, are rearranged in the original order in the outside.
- the sensitivity is improved as well as the smear is reduced.
- the residing period of the signal charge in the vertical transfer register 3 of the imaging section 4 is shortened by the frame shift and then the smear is reduced.
- the smear component charge is generated during the frame shift and hence it is desired that the smear is reduced further.
- the generation of the smear component charge during the frame shift becomes much as the number of pixels in the vertical direction such as a high definition television (HDTV) or the like becomes many.
- the smear is required to be reduced by about one digit as compared with the present smear value.
- an object of the present invention is to propose a CCD solid state imaging device and its driving method which can reduce the smear.
- Another object of the present invention is to propose a CCD solid state imaging device which can be applied, in addition to a low smear reading, to a field reading and to an all pixel reading frame reading) by the M-FIT system and also can be used in a HDTV camera, a conventional broadcasting camera and a movie camera in common.
- a CCD solid state imaging device comprises an imaging section formed of a plurality of light receiving portions and vertical transfer registers, first and second storage sections capable of storaging the charge from the imaging section, a horizontal transfer register, and a smear drain region, in which one bit amount of a transfer portion in the vertical transfer register corresponds to two adjacent light receiving portions and the vertical transfer register has a charge storage capacity capable of transferring handling charge amounts of two pixels.
- the two light receiving portions correspond to one bit amount of the transfer portion in the vertical transfer register of the imaging section, and the vertical transfer register is capable of transferring the handing charge amount of two pixels, a smear component in an interlace mode can be reduced considerably and a so-called low smear reading is made possible.
- the vertical transfer register can transfer the handling charge amount of two pixels, it becomes possible that the signal charge in the light receiving portion is read to the vertical transfer register and the signal charges of two pixels are mixed in the vertical transfer register. Then, if the mixed signal charge of two pixels is transferred at a high speed to the second storage section passing through the first storage section, a normal field read-out can be carried out.
- the CCD solid state imaging device with the above arrangement comprises the first and second storage sections, it can be applied to an all pixel reading of the M-FIT system frame reading).
- a driving method of a CCD solid state imaging device uses a CCD solid state imaging device formed of an imaging section having a light receiving portion and a vertical transfer register, first and second storage sections, a horizontal transfer register and a smear drain region, and carries out such a process that after a first smear component charge in the vertical transfer register is swept away, a signal charge is transferred at a high speed without being read, a second smear component charge generated during the high speed transfer is stored in the first storage section, then the signal charge is read to the vertical transfer register and transferred at a high speed, an added charge in which the second smear component charge generated during the high speed transfer and the signal charge are added, is stored in the first storage section and at the same time, the second smear component charge in the first storage section is transferred to the second storage section and stored therein, and a difference between the signal of the second smear component charge and the signal of the added charge is outputted in the outside.
- the signal charge is transferred at a high speed without being read, then the signal charge is read and transferred at a high speed, an added charge of the signal charge and the second smear component charge is stored in the first storage section, only the second smear component charge is stored in the second storage section, and the difference between the corresponding signals is outputted in the outside, whereby the second smear component generated during the high speed transfer period is canceled out and hence the smear component can be reduced remarkably.
- the CCD solid state imaging device comprises an imaging section formed of a plurality of light receiving portions, each serving as a pixel, and vertical transfer registers corresponding to respective columns of light receiving portions, first and second storage sections capable of storaging the charge from the imaging section, a horizontal transfer register, and a smear drain region, in which one bit amount of a transfer portion in the vertical transfer register corresponds to two adjacent light receiving portions, and the vertical transfer register has a charge storage capacity capable of transferring handling charge amounts of two pixels.
- a means for transferring, at a high speed, the signal charge of the light receiving portion without being read to the vertical transfer register and finally storing the smear component charge generated during the high speed transfer in the second storage section a means for reading the signal charge of the light receiving portion to the vertical transfer register, transferring the same at a high speed and storing an added charge of the smear component charge generated during the high speed transfer and the signal charge in the first storage section, and a means for outputting a difference between the signal of the smear component charge and the signal of the added charge at the outside.
- a means for reading the signal charge of the light receiving portion to the vertical transfer register, mixing signal charges of ones of adjacent two light receiving portions in the vertical transfer register, transferring the same at a high speed to the second storage section and outputting the same as a signal in an odd field and a means for reading the signal charge of the light receiving portion to the vertical transfer register, mixing signal charges of the other ones of adjacent two light receiving portions in the vertical transfer register, transferring the same at a high speed to the second storage section and outputting the same as a signal in an even field.
- a driving method of a CCD solid state imaging device uses a CCD solid state imaging device formed of an imaging section having a plurality of light receiving portions, each serving as a pixel, and a vertical transfer register corresponding to each column of the light receiving portions, first and second storage sections capable of storing a charge from the imaging section, a horizontal transfer register and a smear drain region, and carries out such a process that after a first smear component charge in the vertical transfer register is swept away, a signal charge is transferred at a high speed without being read to the vertical transfer register, a second smear component charge generated during the high speed transfer is stored in the first storage section, then the signal charge of the light receiving portion is read to the vertical transfer register and transferred at a high speed, an added charge , in which the second smear component charge generated during the high speed transfer and the signal charge are added, is stored in the first storage section and at the same time, the second smear component charge in the first storage section is transferred to
- FIG. 1 is a diagram showing the arrangement of a known FIT type CCD solid state imaging device
- FIG. 2 is a diagram showing the arrangement of a known M-FIT type CCD solid state imaging device
- FIG. 3 is a diagram showing the arrangement of an example of a CCD solid state imaging device according to the present invention.
- FIG. 4 is a diagram showing the arrangement of a main portion of a vertical transfer register in an imaging section shown in FIG. 3;
- FIG. 5 is a diagram used to explain driving for a low smear reading according to the present invention.
- FIG. 6 is a diagram used to explain the driving for a low smear reading according to the present invention.
- FIG. 7 is a diagram used to explain the driving for the low smear reading according to the present invention.
- FIG. 8 is a diagram used to explain the driving for the low smear reading according to the present invention.
- FIG. 9 is a block diagram showing an arrangement of a CCD solid state imaging device applied to the low smear reading according to the present invention.
- FIG. 10 is a drive timing chart of FIGS. 5 to 8 ;
- FIG. 11 is a diagram used to explain driving for all pixel reading according to the present invention.
- FIG. 12 is a block diagram showing an arrangement of an example of the CCD solid state imaging device applied to all pixel reading according to the present invention
- FIG. 13 is a block diagram showing an arrangement of another example of the CCD solid state imaging device applied to the all pixel reading according to the present invention.
- FIG. 14 is a drive timing chart of FIG. 11;
- FIG. 15 is a schematic diagram used for explaining driving for a field reading according to the present invention.
- FIG. 16 is a schematic diagram used to explain the driving for the field reading according to the present invention.
- FIG. 17 is a block diagram showing an arrangement of the CCD solid state imaging device applied to the field reading according to the present invention.
- FIG. 18 is a drive timing chart of FIGS. 16 and 17.
- FIG. 3 shows an arrangement of an example of a CCD solid state imaging device 21 according to the present invention.
- the CCD solid state imaging device 21 is comprised of an imaging section 24 , which is formed of a plurality of light receiving portions 22 , each serving as a pixel, arranged in a matrix fashion and of a vertical transfer register 23 of a CCD structure corresponding to each of columns of the light receiving portions 22 , a storage section 26 having a vertical transfer register of a CCD structure formed of a transfer portion having a stage number twice as that of the vertical transfer registers 23 in correspondence with each of the vertical transfer registers 23 in the imaging section 24 , that is, the storage section 26 formed of a first storage section 26 A having a vertical transfer register 25 A made of a transfer portion with the same stage number as that of the vertical transfer register 23 and of a second storage section 26 B having a vertical transfer register 25 B made of a transfer portion with the same stage number as that of the vertical transfer register 23 and contiguous to the first storage section 26 A, a horizontal transfer register 27 adjacent to the second storage section 26 B, and a smear drain region 28 located on the imaging section 24
- the incident light from an object is imaged on the light receiving portion of the CCD solid state imaging device 21 by an optical system including a lens L and photo-electric converted.
- the vertical transfer register 23 in the imaging section 24 is formed such that one bit amount 30 in its transfer portion corresponds to two adjacent light receiving portions 22 and the transfer portion has a charge storage capacity capable of transferring a handling charge amount of two light receiving portions 22 , namely, two pixels at maximum.
- the vertical transfer register 23 in the imaging section 24 is driven by, for example, drive pulses ⁇ IV 1 , ⁇ IV 2 , ⁇ V 3 , ⁇ IV 4 of a 4-phase from a drive means
- the vertical transfer registers 25 A and 25 B in the storage sections 26 A and 26 B are driven by, for example, drive pulses ⁇ SV 1 , ⁇ SV 2 , ⁇ SV 3 , ⁇ SV 4 , of a 4-phase from a drive means
- the horizontal transfer register 27 is driven by, for example, drive pulses ⁇ H 1 , ⁇ H 2 of a 2-phase from a drive means.
- the CCD solid state imaging device 21 with above arrangement can be applied to an imaging device of a so-called low smear reading system which reduces the smear in the interlace mode considerably, a normal field reading system which mixes and reads signal charges of two pixel amounts in the vertical transfer register, an all pixel reading system by an M-FIT system and so on.
- FIGS. 5 to 9 and FIG. 10 which is a timing chart therefor.
- a first smear component charge I generated in the vertical transfer register 23 in a light receiving and storage period is transferred at a high speed and swept away.
- the first smear component charge I is once transferred at a high speed to the vertical transfer register 25 A in the first storage section 26 A (see FIG. 5).
- the signal charge in the light receiving portion 22 is not read but its one field amount is transferred at a high speed or subjected to a so-called high speed frame shift, namely the vertical transfer register 23 is blank-transferred. Only a second smear component charge II generated during the frame shift is transferred at a high speed to the vertical transfer register 25 A in the first storage section 26 A and at the sane time, the first smear component charge I previously stored in the vertical transfer register 25 A is transferred at a high speed to the vertical transfer register 25 B in the second storage section 26 B (see FIG. 6).
- a read pulse P in the drive pulses ⁇ IV 1 and ⁇ IV 3 is applied, and signal charges of ones of 2 pixels (2 light receiving portions 22 ) adjacent each other in the vertical direction are read to the transfer portions of the vertical transfer register 23 which are applied with the drive pulses ⁇ IV 1 , and ⁇ IV 3 , respectively.
- the drive pulse ⁇ IV 2 becomes a high level and the signal charges of two pixel amount are mixed in the transfer portion to which the drive pulse ⁇ IV 2 is applied.
- the signal of the second smear component is stored through a sample and hold circuit 31 , a low-pass filter 32 and an analog to digital conversion circuit 33 in a field memory (storage section) 34 .
- the signal of the smear component from the field memory 34 and the picture signal containing the smear component, which is next outputted from the analog to digital conversion circuit 33 are supplied to a subtracting circuit 35 to be subject to a subtraction processing therein.
- a picture signal on the odd field, in which the second smear component is canceled out is outputted from the subtracting circuit 35 .
- the picture signal is outputted through a signal processing circuit 36 and a digital to analog conversion circuit 37 .
- a clock signal is supplied to the field memory 34 and the subtracting circuit 35 from a control circuit 38 so that the signal of the second smear component and the picture signal containing the second smear component are synchronized in the subtracting circuit 35 .
- the field memory 34 is provided by two (see FIG. 12) and after the signal of the second smear component is memorized in one field memory while the picture signal containing the second smear component is memorized in the other field memory, the signals from the respective field memories are supplied to the subtracting circuit 35 from which a difference signal therebetween, that is, a picture signal in which the smear components are canceled is outputted.
- the similar driving is carried.
- the respective periods and time point corresponding to those on the odd field side are shown each with a suffix B.
- the even field except for the fact that after the signal charges of the other ones of two pixels (two light receiving portions 22 ) adjacent each other in the vertical direction are read to the transfer portions of the vertical transfer register 23 which are supplied with the drive pulses ⁇ IV 3 and ⁇ IV 1 , respectively, and the signal charges of two pixels are mixed in the transfer portion supplied with the drive pulse ⁇ IV 4 , the same drive as described in connection with the odd field is carried out.
- FIG. 8 shows such a state that the first smear component change I is swept away to the smear drain region 28 , the second smear component charge II is transferred to the second storage section 26 B, and an added charge, in which the signal charge in even field is added to the second smear component charge II, is transferred to the first storage section 26 A.
- the line shift for the signal charge of the second smear component charge II and the signal added with the second smear component is carried out.
- the signal of the second smear component and the picture signal containing the smear component are subjected to the subtraction processing to thereby output a picture signal in the even field in which the second smear components are canceled out.
- the smear component generated during the high speed frame shift can also be removed, if it is applied to, for example, a HDTV camera, in which the number of pixels in the vertical direction is increased or the like, the smear component can be reduced considerably.
- the CCD solid state imaging device 21 of the same arrangement can be commonly used in either of the HDTV camera and the conventional broadcasting camera in the interlace mode.
- FIGS. 11 to 13 and FIG. 14 which is a timing chart for the former. This all pixel reading is the same as the driving method of the M-FIT system.
- a smear component charge generated in the vertical transfer register 23 during the light receiving and storage period is transferred at a high speed and swept away.
- the smear component is stored in the first storage section 26 A, then transferred from the first storage section 26 A to the second storage section 26 B by a first high speed frame shift described later on, and swept away from the second storage section 26 B to the drain region 28 by a second high speed frame shift.
- a first read pulsse namely, a read pulse P in the drive pulse ⁇ IV 1 is applied , only the signal charge of the light receiving portion 22 on the odd line is read to the transfer portion in the vertical transfer section 23 to which the drive pulse ⁇ IV 1 is applied, and in the next period T C3 the first high speed frame shift is performed, whereby the signal charge on the odd line is transferred to the first storage section 26 A.
- a second read pulse namely, a read pulse P in the drive pulse ⁇ IV 3 is applied, and only the signal charge of the light receiving portion 22 on the even line is read to the transfer portion in the vertical transfer register 23 to which the drive pulse ⁇ IV 3 is applied.
- the second high speed frame shift is carried out, and the signal charge on the even line is transferred to the first storage section 26 A.
- the signal charge on the add line in the first storage section 26 A is transferred to the second storage section 26 B (see FIG. 11).
- the output signal on the odd line is stored through a sample and hold circuit 31 , a low-pass filter 32 and an analog to digital conversion circuit 33 in a first field memory 34 A, while the output signal on the even line is stored in a second field memory 34 B similarly through the sample and hold circuit 31 , the low-pass filter 32 and the analog to digital conversion circuit 33 .
- Signals from the first and second field memories 34 A and 34 B are re-arranged alternatively by a change-over switch circuit 38 and then supplied to a signal processing circuit 36 the output of which is digital-to-analog converted by a digital to analog conversion circuit 37 which then outputs a picture signal of one frame.
- the CCD solid state imaging device 21 can be applied to the all pixel reading of the M-FIT system.
- the field memories 34 A, 34 B or field memory 34 used in the all pixel reading of M-FIT system can be used divertingly.
- FIGS. 15 to 17 and FIG. 18 which is a timing chart of the former.
- the above smear component may be swept away to the smear drain region 28 during the period T D1 , or it is once transferred at a high speed to the first or second storage section 26 A or 26 B and swept to the smear drain region 28 away from the first or second storage section 26 A or 26 B when the signal charge is subjected to the high speed frame shift later.
- a read pulse P in the drive pulses ⁇ IV 1 and ⁇ V 3 is applied at a time point T D2 , the signal charges of ones of two pixels (two light receiving portions 22 ) adjacent each other in the vertical direction are read to the transfer portions of the vertical transfer register 23 which are respectively applied with the drive pulses ⁇ IV 1 and ⁇ IV 3 .
- the drive pulse ⁇ IV 2 becomes high in level, and the signal charges of two pixels are mixed in a transfer portion to which the drive pulse ⁇ IV 2 is applied.
- the signal charge in the second storage section 26 B is sequentially transferred to the horizontal transfer register 27 at every one line, transferred within the horizontal transfer register 27 and is outputted as a signal of the odd field from the output section 29 .
- the above output signal is supplied through a sample and hold circuit 31 and a low-pass filter circuit 32 to an analog to digital conversion circuit 33 in which it is subjected to an A/D (analog to digital) conversion.
- the output signal from the analog to digital conversion circuit 33 is supplied to a signal processing circuit 36 whose output is supplied to a digital to analog (D/A) conversion circuit 37 to be subjected to a D/A conversion processing. Then, the signal of the odd field is outputted from the D/A conversion circuit 37 .
- D/A digital to analog
- the smear component charge generated in the vertical transfer register 23 during the light receiving and storage period is transferred at a high speed and swept away. Then, the signals of the other ones of two pixels two light receiving portions 22 ) adjacent each other in the vertical direction are each read to the vertical transfer register 23 and mixed therein. Upon the next high speed frame shift, the signal charge in the even field is transferred to the second storage section 26 B passing through the first storage section 26 A (see FIG. 16).
- the even field after the signal charges of the other ones of two pixels (two light receiving portions 22 ) adjacent each other in the vertical direction are read to the transfer portions of the vertical transfer register 23 which are respectively applied with the drive pulses ⁇ IV 3 and ⁇ IV 1 , the signal charges of two pixels are mixed in the transfer portion applied with the drive pulse ⁇ IV 4 .
- the other driving method is the same as that described in connection with the odd field, and the signal is outputted through the external circuits shown in FIG. 17 as the signal of the even number field.
- the CCD solid state imaging device 21 in which the first and second storage sections 26 A and 26 B having the vertical transfer registers 25 A and 25 B each with the same stage number as that of the vertical transfer register 23 in the imaging section 24 are provided, and the vertical transfer register 23 is provided with the charge storage capacity capable of transferring the maximum handling charge of two pixel amount, is used. After the first smear component charge is swept away at a high speed, the first high speed frame shift is performed without reading the signal charge for the vertical transfer register 23 .
- the signal charge is read to the vertical transfer register 23 , the second high speed frame shift is performed, the second smear component charge generated during the frame shift in the first high speed frame shift is stored in the second storage section 26 B while the added charge of the second smear component charge generated during the frame shift at the second high speed frame shift added to the signal charge is stored in the first storage section 26 A, respectively, and the difference between the signal corresponding to the second smear component charge and the signal corresponding to the added charge is produce in the outside, whereby the smear component can be reduced considerably.
- the present invention is applied to the HDTV camera in the interlace mode or the like, the smear component can be reduced as compared with the prior art. Therefore, it is possible that the CCD solid state imaging device 21 of the present invention is used common to the HDTV camera and the conventional broadcasting camera.
- the CCD solid state imaging device 21 of the present invention can be applied to the normal field reading or the all pixel reading of the M-FIT system and hence copes with various reading systems.
- the CCD solid state imaging device 21 is also used in a movie camera (all pixel reading) in which, for example, 24 frames per 1 second are picked up.
- the signals of two pixels are mixed outside the imaging device, so that the S/N ratio is deteriorated by about 3 dB.
- the signal charges of two pixels are mixed in the vertical transfer register 23 of the imaging section 24 , there is no deterioration of S/N ratio.
- one imaging camera can be used in common to the HDTV camera and the conventional broadcasting camera.
- an imaging camera having both the functions of low smear reading and all pixel reading, or an imaging camera having the functions of low smear reading , all pixel reading and field reading.
- the smear component generated in the vertical transfer register during the period in which the signal charge in the imaging section is transferred at a high speed to the storage section (so-called high speed frame shift), can be removed, the smear component can be reduced drastically.
- the smear component can be reduced considerably by the CCD solid state imaging device of the present invention, it can be used in the HDTV camera and the conventional broadcasting camera used in the interlace mode commonly.
- the CCD solid state imaging device of the present invention can cope with the normal field reading, all pixel reading of M-FIT system and so on, and also be used as a movie camera (all pixel reading) in common.
- the smear component is reduced much, and when it is applied to the HDTV camera used in the interlace mode, its smear component can be reduced. Accordingly, when the driving method of the present invention is employed, any of the HDTV camera and the conventional broadcasting camera can be formed by using a common CCD solid state imaging device.
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Electromagnetism (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Transforming Light Signals Into Electric Signals (AREA)
- Solid State Image Pick-Up Elements (AREA)
Abstract
A CCD solid state imaging device (21), which is comprised of an imaging section (24) formed of a plurality of light receiving portions (22), each serving as a pixel, and of a vertical transfer register (23) corresponding to each column of light receiving portions, first and second storage sections (26A) and (26B) capable of storing a charge from the imaging section (24), a horizontal transfer register (27) and a smear drain region (28), is employed, wherein after a first smear component charge (I) in the vertical transfer register (23) is swept away to the smear drain region , the vertical transfer register is operated at a high speed under such a state that a signal charge of the light receiving portion (22) is not read to the vertical transfer register (23) to store a second smear component charge (II) generated during the high speed transfer in the first storage section (26A), then the signal charge of the light receiving portion (22) is read to the vertical transfer register (23), the same is transferred at a high speed, an added charge of the second smear component charge (II) generated during the high speed transfer and the signal charge is stored in the first storage section (26A), and at the same time the second smear component charge (II ) in the first storage section (26A) is transferred to the second storage section (26B) to be stored therein; and a difference between a signal of the second smear component charge (II) and a signal of the added charge is outputted in an outside.
Description
- 1. Field of the Invention
- The present invention relates to a solid state imaging device and a method for driving the same.
- 2. Description of the Related Art
- As a CCD solid state imaging device, there has been known a CCD solid state imaging device of, for example, a frame interline transfer (FIT) system, a multiple-frame interline transfer (M-FIT) system and so on.
- As shown in FIG. 1, a CCD solid
state imaging device 1 of the frame interline transfer (FIT) system is formed of an imaging section 4 which comprises a plurality of light receivingportions 2, -each serving as a pixel, arranged in a matrix fashion andvertical transfer registers 3 of a CCD structure each corresponding to each column of the light receivingportions 2, astorage section 6 comprisingvertical transfer registers 5 of a similar CCD structure corresponding to the respectivevertical transfer registers 3 in the imaging section 4, ahorizontal transfer register 7 adjacent to thestorage section 6, and anoutput section 8. - In the CCD solid
state imaging device 1, a signal charge obtained by photoelectric-converting a light in thelight receiving portion 2 is read to thevertical transfer register 3 and then once transferred at a high speed (so-called high speed frame shift) to thevertical transfer register 5 in thestorage section 6. Thereafter, the signal charge at every one horizontal line is transferred from thestorage section 6 to thehorizontal transfer register 7, transferred within thehorizontal transfer register 7 and outputted as a signal from theoutput section 8 sequentially. - In the CCD solid
state imaging device 1 of the FIT system, since a period within which the signal charge resides in thevertical transfer register 3 in the imaging section 4 to which a light may be leaked can be shortened by the frame shift, a smear component charge can be reduced. - As shown in FIG. 2, a CCD solid
state imaging device 11 of a multiple frame interline transfer (M-FIT) is formed of animaging section 14 comprising a plurality oflight receiving portions 12, each serving as a pixel, arranged in a matrix fashion andvertical transfer registers 13 of a CCD structure corresponding to columns of thelight receiving portions 12, respectively, astorage section 16 having vertical transfer registers of the CCD structure made of transfer portions with a stage number twice as that of, for example, thevertical transfer registers 13 in theimaging section 14 in correspondence with thevertical transfer register 13, that is, afirst storage section 16A havingvertical transfer registers 15A made of transfer portions same as thevertical transfer registers 13 in a stage number and asecond storage section 16B contiguous to thefirst storage section 16A and havingvertical transfer registers 15B made of transfer portions same as the former in a stage number, ahorizontal transfer register 17 contiguous to thesecond storage section 16B, and anoutput section 18. - In the CCD solid
state imaging device 11, within the same vertical blanking period, a signal charge of thelight receiving portion 12 on an odd line is transferred first, and then a signal charge of thelight receiving portion 12 on an even line is transferred, whereby all the signal charges are transferred. - Specifically, as shown in FIG. 2, the signal charge of the
light receiving portion 12 on the odd line is read to thevertical transfer register 13, and then transferred to thevertical transfer register 15A of thefirst storage section 16A at a high speed transfer (high speed frame shift). Next, the signal charge of thelight receiving portion 12 on the even line is read to thevertical transfer register 13, and then transferred to thevertical transfer register 15A of thefirst storage section 16A at a high speed transfer (high speed frame shift) and at the same time, the signal charge of the odd line stored in thefirst storage section 16A is transferred to thevertical transfer register 15B in thesecond storage section 16B at a high speed transfer (high speed frame shift). - Thereafter, the signal charge on every one horizontal line is transferred from the storage section16 (16A, 16B) to the
horizontal transfer register 17, transferred within thehorizontal transfer register 17 and sequentially outputted from theoutput section 18 as a signal. - Then, the signals of all the pixels, that is, the signal on the odd line and the signal on the even line, which are separated and outputted, are rearranged in the original order in the outside.
- According to the CCD solid
state imaging device 11 of the M-FIT system, the sensitivity is improved as well as the smear is reduced. - By the way, in the CCD solid
state imaging device 1 of the FIT system, as described above, the residing period of the signal charge in thevertical transfer register 3 of the imaging section 4 is shortened by the frame shift and then the smear is reduced. However, the smear component charge is generated during the frame shift and hence it is desired that the smear is reduced further. The generation of the smear component charge during the frame shift becomes much as the number of pixels in the vertical direction such as a high definition television (HDTV) or the like becomes many. - In the recent year, although the smear in the CCD solid state imaging device used in a HDTV camera is reduced much, if this smear reduction is compared with that of the CCD solid state imaging device used in a camera for the conventional broadcasting (NTSC), it is still deteriorated by about one digit.
- In order that the CCD solid state imaging device is used in both the HDTV camera and one conventional broadcasting camera commonly, the smear is required to be reduced by about one digit as compared with the present smear value.
- In view of the above point, an object of the present invention is to propose a CCD solid state imaging device and its driving method which can reduce the smear.
- Another object of the present invention is to propose a CCD solid state imaging device which can be applied, in addition to a low smear reading, to a field reading and to an all pixel reading frame reading) by the M-FIT system and also can be used in a HDTV camera, a conventional broadcasting camera and a movie camera in common.
- A CCD solid state imaging device according to the present invention comprises an imaging section formed of a plurality of light receiving portions and vertical transfer registers, first and second storage sections capable of storaging the charge from the imaging section, a horizontal transfer register, and a smear drain region, in which one bit amount of a transfer portion in the vertical transfer register corresponds to two adjacent light receiving portions and the vertical transfer register has a charge storage capacity capable of transferring handling charge amounts of two pixels.
- According to the above CCD solid state imaging device, since there are provided the first and second storage sections, the two light receiving portions correspond to one bit amount of the transfer portion in the vertical transfer register of the imaging section, and the vertical transfer register is capable of transferring the handing charge amount of two pixels, a smear component in an interlace mode can be reduced considerably and a so-called low smear reading is made possible.
- In other words, after a first smear component charge in the vertical transfer register, which is generated in a light receiving and storage period, is swept away at a high speed, without reading a signal, a signal charge is high-speed transferred (so-called high speed frame shift) first, and a second smear component charge generated during the high speed transfer is finally stored in the second storage section. Then, if the signal charge is read out and then transferred at a high speed (so-called high speed frame shift), and an added charge in which the signal charge and the second smear component charge generated during the high speed transfer are added, is stored in the first storage section, by obtaining a difference between the signal of the second smear component charge and the signal of added charge in the outside, it is possible to produce an image signal in which the smear component is reduced remarkably.
- According to the CCD solid state imaging device with the above arrangement, since the vertical transfer register can transfer the handling charge amount of two pixels, it becomes possible that the signal charge in the light receiving portion is read to the vertical transfer register and the signal charges of two pixels are mixed in the vertical transfer register. Then, if the mixed signal charge of two pixels is transferred at a high speed to the second storage section passing through the first storage section, a normal field read-out can be carried out.
- Further, since the CCD solid state imaging device with the above arrangement comprises the first and second storage sections, it can be applied to an all pixel reading of the M-FIT system frame reading).
- A driving method of a CCD solid state imaging device according to the present invention uses a CCD solid state imaging device formed of an imaging section having a light receiving portion and a vertical transfer register, first and second storage sections, a horizontal transfer register and a smear drain region, and carries out such a process that after a first smear component charge in the vertical transfer register is swept away, a signal charge is transferred at a high speed without being read, a second smear component charge generated during the high speed transfer is stored in the first storage section, then the signal charge is read to the vertical transfer register and transferred at a high speed, an added charge in which the second smear component charge generated during the high speed transfer and the signal charge are added, is stored in the first storage section and at the same time, the second smear component charge in the first storage section is transferred to the second storage section and stored therein, and a difference between the signal of the second smear component charge and the signal of the added charge is outputted in the outside.
- According to the above driving method, after the first smear component charge generated in the vertical transfer register during the light receiving and storage period is swept away, the signal charge is transferred at a high speed without being read, then the signal charge is read and transferred at a high speed, an added charge of the signal charge and the second smear component charge is stored in the first storage section, only the second smear component charge is stored in the second storage section, and the difference between the corresponding signals is outputted in the outside, whereby the second smear component generated during the high speed transfer period is canceled out and hence the smear component can be reduced remarkably.
- The CCD solid state imaging device according to the present invention comprises an imaging section formed of a plurality of light receiving portions, each serving as a pixel, and vertical transfer registers corresponding to respective columns of light receiving portions, first and second storage sections capable of storaging the charge from the imaging section, a horizontal transfer register, and a smear drain region, in which one bit amount of a transfer portion in the vertical transfer register corresponds to two adjacent light receiving portions, and the vertical transfer register has a charge storage capacity capable of transferring handling charge amounts of two pixels.
- According to the present invention, in the above CCD solid state imaging device, there are provided a means for transferring, at a high speed, the signal charge of the light receiving portion without being read to the vertical transfer register and finally storing the smear component charge generated during the high speed transfer in the second storage section, a means for reading the signal charge of the light receiving portion to the vertical transfer register, transferring the same at a high speed and storing an added charge of the smear component charge generated during the high speed transfer and the signal charge in the first storage section, and a means for outputting a difference between the signal of the smear component charge and the signal of the added charge at the outside.
- According to the present invention, in the above CCD solid state imaging device, there are provided a means for reading the signal charge of the light receiving portion to the vertical transfer register, mixing signal charges of ones of adjacent two light receiving portions in the vertical transfer register, transferring the same at a high speed to the second storage section and outputting the same as a signal in an odd field, and a means for reading the signal charge of the light receiving portion to the vertical transfer register, mixing signal charges of the other ones of adjacent two light receiving portions in the vertical transfer register, transferring the same at a high speed to the second storage section and outputting the same as a signal in an even field.
- A driving method of a CCD solid state imaging device according to the present invention uses a CCD solid state imaging device formed of an imaging section having a plurality of light receiving portions, each serving as a pixel, and a vertical transfer register corresponding to each column of the light receiving portions, first and second storage sections capable of storing a charge from the imaging section, a horizontal transfer register and a smear drain region, and carries out such a process that after a first smear component charge in the vertical transfer register is swept away, a signal charge is transferred at a high speed without being read to the vertical transfer register, a second smear component charge generated during the high speed transfer is stored in the first storage section, then the signal charge of the light receiving portion is read to the vertical transfer register and transferred at a high speed, an added charge , in which the second smear component charge generated during the high speed transfer and the signal charge are added, is stored in the first storage section and at the same time, the second smear component charge in the first storage section is transferred to the second storage section and stored therein, and a difference between the signal of the second smear component charge and the signal of the added charge is outputted in the outside.
- FIG. 1 is a diagram showing the arrangement of a known FIT type CCD solid state imaging device;
- FIG. 2 is a diagram showing the arrangement of a known M-FIT type CCD solid state imaging device;
- FIG. 3 is a diagram showing the arrangement of an example of a CCD solid state imaging device according to the present invention;
- FIG. 4 is a diagram showing the arrangement of a main portion of a vertical transfer register in an imaging section shown in FIG. 3;
- FIG. 5 is a diagram used to explain driving for a low smear reading according to the present invention;
- FIG. 6 is a diagram used to explain the driving for a low smear reading according to the present invention;
- FIG. 7 is a diagram used to explain the driving for the low smear reading according to the present invention;
- FIG. 8 is a diagram used to explain the driving for the low smear reading according to the present invention;
- FIG. 9 is a block diagram showing an arrangement of a CCD solid state imaging device applied to the low smear reading according to the present invention;
- FIG. 10 is a drive timing chart of FIGS.5 to 8;
- FIG. 11 is a diagram used to explain driving for all pixel reading according to the present invention;
- FIG. 12 is a block diagram showing an arrangement of an example of the CCD solid state imaging device applied to all pixel reading according to the present invention;
- FIG. 13 is a block diagram showing an arrangement of another example of the CCD solid state imaging device applied to the all pixel reading according to the present invention;
- FIG. 14 is a drive timing chart of FIG. 11;
- FIG. 15 is a schematic diagram used for explaining driving for a field reading according to the present invention;
- FIG. 16 is a schematic diagram used to explain the driving for the field reading according to the present invention;
- FIG. 17 is a block diagram showing an arrangement of the CCD solid state imaging device applied to the field reading according to the present invention; and
- FIG. 18 is a drive timing chart of FIGS. 16 and 17.
- With reference to the attached drawing, the present invention will be described hereinafter.
- FIG. 3 shows an arrangement of an example of a CCD solid
state imaging device 21 according to the present invention. - The CCD solid
state imaging device 21 is comprised of animaging section 24, which is formed of a plurality oflight receiving portions 22 , each serving as a pixel, arranged in a matrix fashion and of avertical transfer register 23 of a CCD structure corresponding to each of columns of thelight receiving portions 22, astorage section 26 having a vertical transfer register of a CCD structure formed of a transfer portion having a stage number twice as that of thevertical transfer registers 23 in correspondence with each of thevertical transfer registers 23 in theimaging section 24, that is, thestorage section 26 formed of afirst storage section 26A having avertical transfer register 25A made of a transfer portion with the same stage number as that of thevertical transfer register 23 and of asecond storage section 26B having avertical transfer register 25B made of a transfer portion with the same stage number as that of thevertical transfer register 23 and contiguous to thefirst storage section 26A, ahorizontal transfer register 27 adjacent to thesecond storage section 26B, and asmear drain region 28 located on the side of thehorizontal transfer register 27 opposite to its side where thesecond storage section 26B is located for draining a smear component charge thereto. An output section 29 (which includes a charge-voltage conversion portion and an output amplifier) is connected to thehorizontal transfer register 27. - In a practical camera, as shown in FIG. 9, the incident light from an object (not shown) is imaged on the light receiving portion of the CCD solid
state imaging device 21 by an optical system including a lens L and photo-electric converted. - As shown in FIG. 4, the
vertical transfer register 23 in theimaging section 24 is formed such that onebit amount 30 in its transfer portion corresponds to two adjacentlight receiving portions 22 and the transfer portion has a charge storage capacity capable of transferring a handling charge amount of two light receivingportions 22, namely, two pixels at maximum. - The
vertical transfer register 23 in theimaging section 24 is driven by, for example, drive pulses ΦIV1, ΦIV2, ΦV3, ΦIV4 of a 4-phase from a drive means, the vertical transfer registers 25A and 25B in thestorage sections horizontal transfer register 27 is driven by, for example, drive pulses ΦH1, ΦH2 of a 2-phase from a drive means. - The CCD solid
state imaging device 21 with above arrangement can be applied to an imaging device of a so-called low smear reading system which reduces the smear in the interlace mode considerably, a normal field reading system which mixes and reads signal charges of two pixel amounts in the vertical transfer register, an all pixel reading system by an M-FIT system and so on. - Next, a method for driving the above-mentioned CCD solid
state imaging device 21 will be explained. - Firstly, a driving method applied to a so-called low smear reading which remarkably reduces the smear in the interlace mode will be described with reference to FIGS.5 to 9 and FIG. 10 which is a timing chart therefor.
- In the low smear reading, during a first period TA1 in a vertical blanking period V-BLKA of an odd field TA in FIG. 10, a first smear component charge I generated in the
vertical transfer register 23 in a light receiving and storage period is transferred at a high speed and swept away. In this case, the first smear component charge I is once transferred at a high speed to thevertical transfer register 25A in thefirst storage section 26A (see FIG. 5). - Then, during a period TA2 in the vertical blanking period V-BLKA, the signal charge in the
light receiving portion 22 is not read but its one field amount is transferred at a high speed or subjected to a so-called high speed frame shift, namely thevertical transfer register 23 is blank-transferred. Only a second smear component charge II generated during the frame shift is transferred at a high speed to thevertical transfer register 25A in thefirst storage section 26A and at the sane time, the first smear component charge I previously stored in thevertical transfer register 25A is transferred at a high speed to thevertical transfer register 25B in thesecond storage section 26B (see FIG. 6). - Next, at a time point TA3 in the vertical blanking period V-BLKA, a read pulse P in the drive pulses ΦIV1 and ΦIV3 is applied, and signal charges of ones of 2 pixels (2 light receiving portions 22) adjacent each other in the vertical direction are read to the transfer portions of the
vertical transfer register 23 which are applied with the drive pulses ΦIV1, and ΦIV3, respectively. In the following period TA4, the drive pulse ΦIV2 becomes a high level and the signal charges of two pixel amount are mixed in the transfer portion to which the drive pulse ΦIV2 is applied. - During the next period TA5, a high frame shift of one field amount is performed, further, the first smear component charge I in the
second storage section 26B is swept to thesmear drain region 28, and the second smear component charge II in thefirst storage section 26A is transferred to thesecond storage section 26B. At the same time, the signal charge on the odd field mixed in thevertical transfer register 23, to which the second smear component charge II generated during the frame shift is added, is transferred to thevertical transfer register 25A in thefirst storage section 26A (see FIG. 7). - Next, in a period TA6 the line shift is performed, the second smear component charge II and the added charge, in which the signal charge is added with the second smear component charge II, are transferred to the horizontal transfer register 27 sequentially at every one line and transferred within the
horizontal transfer register 27. Then, from theoutput section 29 outputted are a signal of only the second smear component and a picture or image signal containing the second smear component. - Then, as shown in FIG. 9, the signal of the second smear component is stored through a sample and hold
circuit 31, a low-pass filter 32 and an analog todigital conversion circuit 33 in a field memory (storage section) 34. Then, the signal of the smear component from thefield memory 34 and the picture signal containing the smear component, which is next outputted from the analog todigital conversion circuit 33 are supplied to a subtractingcircuit 35 to be subject to a subtraction processing therein. Thus, a picture signal on the odd field, in which the second smear component is canceled out, is outputted from the subtractingcircuit 35. The picture signal is outputted through asignal processing circuit 36 and a digital toanalog conversion circuit 37. - A clock signal is supplied to the
field memory 34 and the subtractingcircuit 35 from acontrol circuit 38 so that the signal of the second smear component and the picture signal containing the second smear component are synchronized in the subtractingcircuit 35. - Further, such a modification may be possible in which the
field memory 34 is provided by two (see FIG. 12) and after the signal of the second smear component is memorized in one field memory while the picture signal containing the second smear component is memorized in the other field memory, the signals from the respective field memories are supplied to the subtractingcircuit 35 from which a difference signal therebetween, that is, a picture signal in which the smear components are canceled is outputted. - In the next even field, the similar driving is carried. On the even field side in FIG. 10, the respective periods and time point corresponding to those on the odd field side are shown each with a suffix B. In the even field , except for the fact that after the signal charges of the other ones of two pixels (two light receiving portions22) adjacent each other in the vertical direction are read to the transfer portions of the
vertical transfer register 23 which are supplied with the drive pulses ΦIV3 and ΦIV1, respectively, and the signal charges of two pixels are mixed in the transfer portion supplied with the drive pulse ΦIV4, the same drive as described in connection with the odd field is carried out. - FIG. 8 shows such a state that the first smear component change I is swept away to the
smear drain region 28, the second smear component charge II is transferred to thesecond storage section 26B, and an added charge, in which the signal charge in even field is added to the second smear component charge II, is transferred to thefirst storage section 26A. - Thereafter, the line shift for the signal charge of the second smear component charge II and the signal added with the second smear component is carried out. As described in connection with FIG. 9, in the outside, the signal of the second smear component and the picture signal containing the smear component are subjected to the subtraction processing to thereby output a picture signal in the even field in which the second smear components are canceled out.
- According to this driving method, since the smear component generated during the high speed frame shift can also be removed, if it is applied to, for example, a HDTV camera, in which the number of pixels in the vertical direction is increased or the like, the smear component can be reduced considerably.
- Because the smear component can be reduced so much, the CCD solid
state imaging device 21 of the same arrangement can be commonly used in either of the HDTV camera and the conventional broadcasting camera in the interlace mode. - A driving method when the CCD solid
state imaging device 21 is used to read all pixels thereof will be described with reference to FIGS. 11 to 13 and FIG. 14 which is a timing chart for the former. This all pixel reading is the same as the driving method of the M-FIT system. - First, in a first period TC1 within the vertical blanking period V-BLKA in, for example, an odd field period TA of a frame period TF in FIG. 14, a smear component charge generated in the
vertical transfer register 23 during the light receiving and storage period is transferred at a high speed and swept away. - By the way, the smear component is stored in the
first storage section 26A, then transferred from thefirst storage section 26A to thesecond storage section 26B by a first high speed frame shift described later on, and swept away from thesecond storage section 26B to thedrain region 28 by a second high speed frame shift. - Then, at a time point TC2, a first read pulsse, namely, a read pulse P in the drive pulse ΦIV1 is applied , only the signal charge of the
light receiving portion 22 on the odd line is read to the transfer portion in thevertical transfer section 23 to which the drive pulse ΦIV1 is applied, and in the next period TC3 the first high speed frame shift is performed, whereby the signal charge on the odd line is transferred to thefirst storage section 26A. - Next, at a time point TC4 a second read pulse, namely, a read pulse P in the drive pulse ΦIV3 is applied, and only the signal charge of the
light receiving portion 22 on the even line is read to the transfer portion in thevertical transfer register 23 to which the drive pulse ΦIV3 is applied. In the next period TC5, the second high speed frame shift is carried out, and the signal charge on the even line is transferred to thefirst storage section 26A. At the same time, the signal charge on the add line in thefirst storage section 26A is transferred to thesecond storage section 26B (see FIG. 11). - Then, in a period TC6 the line shift is carried out, the signal charge on the odd line and the signal charge on the even line stored in the second and
first storage sections horizontal transfer register 27 and then outputted from theoutput section 29 after being transferred through thehorizontal transfer register 27. - Then, as shown in FIG. 12, the output signal on the odd line is stored through a sample and hold
circuit 31, a low-pass filter 32 and an analog todigital conversion circuit 33 in afirst field memory 34A, while the output signal on the even line is stored in asecond field memory 34B similarly through the sample and holdcircuit 31, the low-pass filter 32 and the analog todigital conversion circuit 33. - Signals from the first and
second field memories over switch circuit 38 and then supplied to asignal processing circuit 36 the output of which is digital-to-analog converted by a digital toanalog conversion circuit 37 which then outputs a picture signal of one frame. - In the example shown in FIG. 12, although two
field memories field memory 34 is provided, the signal on the odd line is memorized in thisfield memory 34, an output therefrom is supplied to the change-over switch 38 to which also supplied directly is the signal on the even line next outputted from the analog todigital conversion circuit 33, whereby the signals on the odd and even lines are re-arranged by the change-over switch 38. - As described above, the CCD solid
state imaging device 21 according to the present invention can be applied to the all pixel reading of the M-FIT system. - As the
field memories field memory 34 used in the all pixel reading of M-FIT system, thefield memory 34 used in the low smear reading mentioned above or two field memories, though not shown, can be used divertingly. - A driving method when the CCD solid
state imaging device 21 is used and the normal field reading is applied thereto will be described with reference to FIGS. 15 to 17 and FIG. 18 which is a timing chart of the former. - Upon the field reading, in a first period TD1 of the vertical blanking period V-BLKA in the odd field period TA in FIG. 18, the smear component charge generated in the
vertical transfer register 23 during the light receiving and storage period is transferred at a high speed and swept away. - The above smear component may be swept away to the
smear drain region 28 during the period TD1, or it is once transferred at a high speed to the first orsecond storage section smear drain region 28 away from the first orsecond storage section - Then, a read pulse P in the drive pulses ΦIV1 and ΦV3 is applied at a time point TD2, the signal charges of ones of two pixels (two light receiving portions 22) adjacent each other in the vertical direction are read to the transfer portions of the
vertical transfer register 23 which are respectively applied with the drive pulses ΦIV1 and ΦIV3. In the next period TD3, the drive pulse ΦIV2 becomes high in level, and the signal charges of two pixels are mixed in a transfer portion to which the drive pulse ΦIV2 is applied. - In the next period TD4, the high speed frame shift is performed, and the signal charge in the odd field is transferred to the
second storage section 26B passed through thefirst storage section 26A (see FIG. 15). - Then, in a period TD5 the line shift is performed, the signal charge in the
second storage section 26B is sequentially transferred to thehorizontal transfer register 27 at every one line, transferred within thehorizontal transfer register 27 and is outputted as a signal of the odd field from theoutput section 29. - As shown in FIG. 17, the above output signal is supplied through a sample and hold
circuit 31 and a low-pass filter circuit 32 to an analog todigital conversion circuit 33 in which it is subjected to an A/D (analog to digital) conversion. The output signal from the analog todigital conversion circuit 33 is supplied to asignal processing circuit 36 whose output is supplied to a digital to analog (D/A)conversion circuit 37 to be subjected to a D/A conversion processing. Then, the signal of the odd field is outputted from the D/A conversion circuit 37. - By the way, in the case of field reading, it may be possible that the A/D conversion and hence the D/A conversion are not carried out and the signal is subjected to the signal processing in the form of an analog signal.
- Next, within the vertical blanking period V-BLKB in the even field period TB, similar to the above, the smear component charge generated in the
vertical transfer register 23 during the light receiving and storage period is transferred at a high speed and swept away. Then, the signals of the other ones of two pixels two light receiving portions 22) adjacent each other in the vertical direction are each read to thevertical transfer register 23 and mixed therein. Upon the next high speed frame shift, the signal charge in the even field is transferred to thesecond storage section 26B passing through thefirst storage section 26A (see FIG. 16). - On the even field side in FIG. 18, the respective periods and time point corresponding to those on the odd field side are each marked with a suffix E instead of D and shown.
- In the even field, after the signal charges of the other ones of two pixels (two light receiving portions22) adjacent each other in the vertical direction are read to the transfer portions of the
vertical transfer register 23 which are respectively applied with the drive pulses ΦIV3 and ΦIV1, the signal charges of two pixels are mixed in the transfer portion applied with the drive pulse ΦIV4. The other driving method is the same as that described in connection with the odd field, and the signal is outputted through the external circuits shown in FIG. 17 as the signal of the even number field. - According to the example of the present invention, the CCD solid
state imaging device 21, in which the first andsecond storage sections vertical transfer register 23 in theimaging section 24 are provided, and thevertical transfer register 23 is provided with the charge storage capacity capable of transferring the maximum handling charge of two pixel amount, is used. After the first smear component charge is swept away at a high speed, the first high speed frame shift is performed without reading the signal charge for thevertical transfer register 23. Then, the signal charge is read to thevertical transfer register 23, the second high speed frame shift is performed, the second smear component charge generated during the frame shift in the first high speed frame shift is stored in thesecond storage section 26B while the added charge of the second smear component charge generated during the frame shift at the second high speed frame shift added to the signal charge is stored in thefirst storage section 26A, respectively, and the difference between the signal corresponding to the second smear component charge and the signal corresponding to the added charge is produce in the outside, whereby the smear component can be reduced considerably. - Even if the present invention is applied to the HDTV camera in the interlace mode or the like, the smear component can be reduced as compared with the prior art. Therefore, it is possible that the CCD solid
state imaging device 21 of the present invention is used common to the HDTV camera and the conventional broadcasting camera. - Further, the CCD solid
state imaging device 21 of the present invention can be applied to the normal field reading or the all pixel reading of the M-FIT system and hence copes with various reading systems. The CCD solidstate imaging device 21 is also used in a movie camera (all pixel reading) in which, for example, 24 frames per 1 second are picked up. - In the interlace of the conventional M-FIT system, the signals of two pixels are mixed outside the imaging device, so that the S/N ratio is deteriorated by about 3 dB. However, in the interlace of the present invention, since the signal charges of two pixels are mixed in the vertical transfer register23 of the
imaging section 24, there is no deterioration of S/N ratio. - In the present invention, if the supply of drive pulse, the external circuit system and so on are changed over, one imaging camera can be used in common to the HDTV camera and the conventional broadcasting camera.
- Further, it is possible to form an imaging camera having both the functions of low smear reading and all pixel reading, or an imaging camera having the functions of low smear reading , all pixel reading and field reading.
- According to the CCD solid state imaging device of the present invention, since the smear component, generated in the vertical transfer register during the period in which the signal charge in the imaging section is transferred at a high speed to the storage section (so-called high speed frame shift), can be removed, the smear component can be reduced drastically.
- Because the smear component can be reduced considerably by the CCD solid state imaging device of the present invention, it can be used in the HDTV camera and the conventional broadcasting camera used in the interlace mode commonly.
- Further, the CCD solid state imaging device of the present invention can cope with the normal field reading, all pixel reading of M-FIT system and so on, and also be used as a movie camera (all pixel reading) in common.
- According to the driving method for the CCD solid state imaging device of the present invention, the smear component is reduced much, and when it is applied to the HDTV camera used in the interlace mode, its smear component can be reduced. Accordingly, when the driving method of the present invention is employed, any of the HDTV camera and the conventional broadcasting camera can be formed by using a common CCD solid state imaging device.
- Having described preferred embodiments of the present invention with reference to the accompanying drawings, it is to be understood that the present invention is not limited to the abovementioned embodiments and that various changes and modifications can be effected therein by one skilled in the art without departing from the spirit or scope of the present invention as defined in the appended claims.
Claims (4)
1. A solid state imaging device, comprising:
an imaging section formed of a plurality of light receiving portions, each serving as a pixel, and a vertical transfer register corresponding to each of columns of light receiving portions;
first and second storage sections for storing a charge from said imaging section;
a horizontal transfer register; and
a smear drain region;
wherein one bit amount of a transfer portion of said vertical transfer register corresponds to two of said light receiving portions adjacent each other, and said vertical transfer register has a charge storage capacity capable of transferring a handling charge amount of two pixel amounts.
2. A solid state imaging device according to further comprising;
claim 1
a means for operating said vertical transfer register at a high transfer speed under a state that a signal charge of said light receiving portion is not read to said vertical transfer register to store a smear component charge generated during said high speed transfer operation in said second storage section finally ;
a means for reading the signal charge of said light receiving portion to said vertical transfer register, transferring the same at a high speed, and storing an added charge of a smear component charge generated in said high speed transfer and said signal charge said vertical transfer register, transferring the same at a high speed to said
second storage section, and outputting the same as a signal of an odd field; and
a means for reading the signal charge of said light receiving portion to said vertical transfer register, mixing signal charges of other ones of said two light receiving portions adjacent each other in said vertical transfer register, transferring the same at a high speed to said second storage section, and outputting the same as a signal of an even field.
3. A driving method for a solid state imaging device, which has an imaging section formed of a plurality of light receiving portions, each serving as a pixel, and of a vertical transfer register corresponding to each column of light receiving portions, first and second storage sections capable of storing a charge from said imaging section, a horizontal transfer register and a smear drain region, comprising the steps of:
sweeping away a first smear component charge in said vertical transfer register to said smear drain region;
then, operating said vertical transfer register at a high speed under such a state that a signal charge of said light receiving portion is not read to said vertical transfer register to store a second smear component charge generated during the high speed transfer operation in said first storage section;
reading the signal charge of said light receiving portion to said vertical transfer register, transferring the same at a high speed, storing an added charge of the second smear component charge generated during the high speed transfer and said signal charge in said first storage section, and at the same time transferring said second smear component charge in the first storage section to the second storage section and storing the same therein; and
outputting a difference between a signal of said second smear component charge and a signal of said added charge in an outside.
4. A camera, comprising:
a solid state imaging device which has an optical system for imaging an incident light from an object,
an imaging section formed of a plurality of light receiving portions, each serving as a pixel to photo-electric convert a light image imaged by said optical system and of a vertical transfer register corresponding to each column of light receiving portions;
first and second storage section capable of storing a charge from said imaging section;
a horizontal transfer register; and
a smear drain region, wherein
an output signal from said solid state imaging device is processed to produce a picture signal, in which
after a first smear component charge in said vertical transfer register is swept away to said smear drain region; under a state that a signal charge in said light receiving portion is not read to said vertical transfer register, said vertical transfer register is subjected to a high speed transfer operation to store a second smear component charge generated during the high speed transfer operation
after a first smear component charge in said vertical transfer register is swept away to said smear drain region; under a state that a signal charge in said light receiving portion is not read to said vertical transfer register, said vertical transfer register is subjected to a high speed transfer operation to store a second smear component charge generated during the high speed transfer operation in said first storage section, then the signal charge of said light receiving portion is read to said vertical register, transferring the same at a high speed, storing an added charge of a second smear component charge generated during the high speed transfer and said signal charge in said first storage section, at the same time transferring said second smear component charge in said first storage section to said second storage section and storing the same therein, and outputting a difference between a signal of said second smear component charge and a signal of said added charge as a picture signal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP09165200.8A EP2111800B1 (en) | 1998-07-29 | 1999-07-27 | Transventricular implant tools and devices |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JPP09-204676 | 1997-07-30 | ||
JP9-204676 | 1997-07-30 | ||
JP9204676A JPH1155573A (en) | 1997-07-30 | 1997-07-30 | Ccd solid-state image pickup element and its drive method |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010042817A1 true US20010042817A1 (en) | 2001-11-22 |
US6339213B2 US6339213B2 (en) | 2002-01-15 |
Family
ID=16494460
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/123,997 Expired - Fee Related US6339213B2 (en) | 1997-07-30 | 1998-07-29 | Solid state imaging device and method for driving the same |
Country Status (2)
Country | Link |
---|---|
US (1) | US6339213B2 (en) |
JP (1) | JPH1155573A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060092283A1 (en) * | 2004-08-24 | 2006-05-04 | Yukihiro Tanizoe | Imaging apparatus and correction method of image data |
US20120154634A1 (en) * | 2010-12-17 | 2012-06-21 | Samsung Electronics Co., Ltd. | Image processing device, image processing method, and program |
EP2677299A1 (en) * | 2002-03-22 | 2013-12-25 | Applied Materials Israel Ltd. | Wafer defect detection system with traveling lens multi-beam scanner |
WO2014150628A1 (en) * | 2013-03-15 | 2014-09-25 | Microsoft Corporation | Photosensor having enhanced sensitivity |
US20180031588A1 (en) * | 2016-07-29 | 2018-02-01 | Sysmex Corporation | Smear transporting apparatus, smear image capture system, and smear analysis system |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7002629B2 (en) * | 2001-08-23 | 2006-02-21 | Goodrich Corporation | CCD image detector and method of operating a CCD as an image detector |
KR20080053635A (en) * | 2006-12-11 | 2008-06-16 | 삼성전자주식회사 | Photographing apparatus and still image photographing method thereof |
JP5301302B2 (en) * | 2009-01-30 | 2013-09-25 | 株式会社日立国際電気 | Imaging device |
US11895406B2 (en) * | 2019-01-16 | 2024-02-06 | Sony Semiconductor Solutions Corporation | Imaging device assembly, three-dimensional shape measuring device, and motion detecting device |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04337670A (en) * | 1991-05-14 | 1992-11-25 | Sony Corp | Ccd shift register |
-
1997
- 1997-07-30 JP JP9204676A patent/JPH1155573A/en active Pending
-
1998
- 1998-07-29 US US09/123,997 patent/US6339213B2/en not_active Expired - Fee Related
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2677299A1 (en) * | 2002-03-22 | 2013-12-25 | Applied Materials Israel Ltd. | Wafer defect detection system with traveling lens multi-beam scanner |
US20060092283A1 (en) * | 2004-08-24 | 2006-05-04 | Yukihiro Tanizoe | Imaging apparatus and correction method of image data |
US7948531B2 (en) * | 2004-08-24 | 2011-05-24 | Panasonic Corporation | Imaging apparatus and correction method of image data |
US20110181759A1 (en) * | 2004-08-24 | 2011-07-28 | Panasonic Corporation | Imaging apparatus and correction method of image data |
US8441559B2 (en) | 2004-08-24 | 2013-05-14 | Panasonic Corporation | Imaging apparatus and correction method of image data |
US20120154634A1 (en) * | 2010-12-17 | 2012-06-21 | Samsung Electronics Co., Ltd. | Image processing device, image processing method, and program |
US8531570B2 (en) * | 2010-12-17 | 2013-09-10 | Samsung Electronics Co., Ltd | Image processing device, image processing method, and program |
WO2014150628A1 (en) * | 2013-03-15 | 2014-09-25 | Microsoft Corporation | Photosensor having enhanced sensitivity |
US9516248B2 (en) | 2013-03-15 | 2016-12-06 | Microsoft Technology Licensing, Llc | Photosensor having enhanced sensitivity |
US20180031588A1 (en) * | 2016-07-29 | 2018-02-01 | Sysmex Corporation | Smear transporting apparatus, smear image capture system, and smear analysis system |
US10598677B2 (en) * | 2016-07-29 | 2020-03-24 | Sysmex Corporation | Smear transporting apparatus, smear image capture system, and smear analysis system |
Also Published As
Publication number | Publication date |
---|---|
JPH1155573A (en) | 1999-02-26 |
US6339213B2 (en) | 2002-01-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3511772B2 (en) | Solid-state imaging device, driving method of solid-state imaging device, camera device and camera system | |
EP1148712B1 (en) | Solid-state image pickup apparatus | |
US4996600A (en) | Two dimensional solid state image sensing device | |
US5280358A (en) | Photoelectric converting apparatus having an analog memory | |
EP0569202B1 (en) | Solid state imaging device with electronic shutter | |
JPH08331461A (en) | Driving method for solid-state image pickup device | |
JPH0918792A (en) | Image pickup device | |
US4528595A (en) | Line transfer imager and television camera including such an imager | |
US5239380A (en) | Method of driving a solid-state imaging device by two-step signal charge vertical transfer in one horizontal blanking period | |
US5043817A (en) | Image pick-up apparatus with electronic zooming-in | |
JPH0522668A (en) | Solid-state image pickup device | |
US5883667A (en) | Solid-state image pick-up device eliminating smear image component from video signal through real time control | |
KR100462260B1 (en) | Video pickup device | |
US20010042817A1 (en) | Solid state imaging device and method for driving the same | |
EP0547697B1 (en) | Solid state imaging device and camera provided with such an imaging device | |
US6118481A (en) | Solid state image pick-up device and image pick-up apparatus | |
EP1085522A1 (en) | Analog delay line for image processing | |
US5150204A (en) | Solid state image pickup having plural pixels arranged on plural lines | |
US8045025B2 (en) | Image pickup device adaptable to display fewer vertical pixels | |
EP0441345A1 (en) | High-definition still picture camera | |
US5251036A (en) | High-definition still picture cameras having a solid-state imaging device with photoelectric conversion elements divided into four fields | |
US7616354B2 (en) | Image capture apparatus configured to divisionally read out accumulated charges with a plurality of fields using interlaced scanning | |
KR20000035522A (en) | Image pickup device and digital camera with it | |
JPH04154284A (en) | Solid image pickup apparatus | |
JP2988095B2 (en) | Solid-state imaging device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SONY CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HARADA, KOUICHI;REEL/FRAME:009358/0135 Effective date: 19980716 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20060115 |