US20010041435A1 - Formation of micro rough poly surface for low sheet resistance salicided sub-quarter micron poly lines - Google Patents
Formation of micro rough poly surface for low sheet resistance salicided sub-quarter micron poly lines Download PDFInfo
- Publication number
- US20010041435A1 US20010041435A1 US09/126,960 US12696098A US2001041435A1 US 20010041435 A1 US20010041435 A1 US 20010041435A1 US 12696098 A US12696098 A US 12696098A US 2001041435 A1 US2001041435 A1 US 2001041435A1
- Authority
- US
- United States
- Prior art keywords
- polysilicon
- forming
- micro
- layer
- silicide film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015572 biosynthetic process Effects 0.000 title abstract description 10
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 71
- 229920005591 polysilicon Polymers 0.000 claims abstract description 71
- 229910021332 silicide Inorganic materials 0.000 claims abstract description 29
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims abstract description 29
- 238000000034 method Methods 0.000 claims abstract description 17
- 239000004065 semiconductor Substances 0.000 claims abstract description 13
- 238000004519 manufacturing process Methods 0.000 claims abstract description 5
- 238000001465 metallisation Methods 0.000 claims abstract 3
- 229910021341 titanium silicide Inorganic materials 0.000 claims description 18
- 239000000758 substrate Substances 0.000 claims description 11
- 239000010936 titanium Substances 0.000 claims description 11
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 9
- 238000002955 isolation Methods 0.000 claims description 9
- 229910052719 titanium Inorganic materials 0.000 claims description 9
- 239000003870 refractory metal Substances 0.000 claims description 8
- 238000000137 annealing Methods 0.000 claims description 6
- 239000002245 particle Substances 0.000 claims description 6
- 239000000463 material Substances 0.000 claims description 5
- 238000007373 indentation Methods 0.000 claims description 4
- 239000002002 slurry Substances 0.000 claims description 4
- 125000006850 spacer group Chemical group 0.000 claims description 4
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 3
- 238000000151 deposition Methods 0.000 claims description 3
- 229910052751 metal Inorganic materials 0.000 claims description 3
- 239000002184 metal Substances 0.000 claims description 3
- 238000000059 patterning Methods 0.000 claims description 2
- 238000005498 polishing Methods 0.000 claims description 2
- 239000000126 substance Substances 0.000 claims description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 claims 2
- 150000002500 ions Chemical class 0.000 claims 2
- 238000005516 engineering process Methods 0.000 description 6
- 230000009466 transformation Effects 0.000 description 4
- 235000012431 wafers Nutrition 0.000 description 4
- 238000005054 agglomeration Methods 0.000 description 3
- 230000002776 aggregation Effects 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 206010010144 Completed suicide Diseases 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000007772 electroless plating Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 239000011859 microparticle Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
- H01L21/28518—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System the conductive layers comprising silicides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28035—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
- H01L21/28044—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer
- H01L21/28052—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer the conductor comprising a silicide layer formed by the silicidation reaction of silicon with a metal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
- H01L29/42376—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4916—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
- H01L29/4925—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement
- H01L29/4933—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement with a silicide layer contacting the silicon layer, e.g. Polycide gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/964—Roughened surface
Definitions
- This invention relates to a method for forming silicide on a polysilicon line of a semiconductor device. More particularly, this invention relates to a method for forming silicide over a controllable micro-rough surface of a polysilicon line, and a device made by the same.
- Polysilicon has become the prevalent gate material of MOS devices for over a decade. In addition to MOS gates, uses of polysilicon in MOS or other semiconductor devices have also increased prominently. However, although polysilicon provides many advantages, such as self-alignment, over metal as the gate material, its resistance level is still too high to provide interconnections among semiconductor devices. Therefore, after the formation and patterning of a polysilicon layer to form polysilicon lines, a device will typically go through, inter alia, a silicide process for forming a lower resistance silicide layer. As the size of semiconductor devices becomes smaller and smaller, how to provide good quality interconnections for devices having sub-quarter ⁇ m width of polysilicon lines becomes one of the major challenge to the current semiconductor industry.
- polysilicon has a low contact resistance with silicon, it still exhibits too high a resistance to the interconnection metal materials.
- Creating a multi-metal stack of the polysilicon (called polycide) having a silicide, e.g., the titanium silicide (TiSi 2 ), film is one solution.
- the silicide film makes a low contact resistance with polysilicon and reduces the overall sheet resistance of the polycide structure.
- silicide materials have been used for reducing contact resistance with polysilicon
- a titanium silicide film is the most popular one used in the semiconductor industry.
- Growing the titanium suicide film on the polysilicon lines and on active regions of the substrate typically includes two phases.
- a first phase generally called the C49 phase formation
- the titanium is first deposited on the surface of the device.
- the deposition of titanium (Ti) is then followed by a first rapid thermal anneal (RTA) step to cause the titanium react with the underlying silicon substrate or polysilicon lines and thus form the titanium silicide film.
- RTA rapid thermal anneal
- those unreacted portions of the titanium are then removed, forming self-aligned silicide (Salicide) on polysilicon and active regions only.
- a second phase the previously formed titanium silicide film will go through another anneal step, such as a second RTA step, to further reduce the overall sheet resistance of the newly formed titanium silicide.
- This second phase of transformation is commonly referred to a C54 phase.
- a simplified structure of a device produced after the C54 phase is illustrated in FIG. 1.
- the current silicide technology faces two major difficulties for future sub-quarter ⁇ m technology of silicide over polysilicon lines. First, as the width of the polysilicon lines is reduced to being in the sub-quarter ⁇ m range, it is more difficult to grow a smaller grain size titanium silicide during the C49 phase. Second, for smaller width of the polysilicon lines higher annealing temperature is required for the C54 phase transformation without resulting in TiSi 2 agglomeration.
- the width of the polysilicon lines are reduced to about 0.1 ⁇ m the formation of titanium silicide having the grain size larger than 0.1 ⁇ m during the C49 phase will suppress the grain growth of the titanium silicide during the later C54 phase. As a result, the titanium silicide will have an undesirable higher sheet resistance.
- a much high RTA temperature for the titanium silicide is require. The much higher RTA temperature is very undesirable because it will not only increase difficulties in manufacture, e.g., higher costs or equipment problems, but also may cause device failure due to the thermal budget limitation of the device during manufacturing, and the introduced defects such as the TiSi 2 agglomeration.
- An object of the invention is to provide a method for manufacturing a semiconductor device having low sheet resistance suicide over polysilicon lines of sub-quarter ⁇ m or even less than 0.1 ⁇ m width.
- small indentations or scratches are formed on the surface of the polysilicon lines before the formation of the silicide.
- FIG. 1 shows the simplified structure of a known device formed by a conventional silicide process.
- FIG. 2 shows the structure of a device having micro-roughness on the surface of a polysilicon layer according to the present invention.
- FIG. 3 shows the final structure after a salicide step according to the present invention.
- FIG. 4 shows the enlarge portion of the silicide over the polysilicon gate according to the present invention.
- an electrical isolation step is first performed on a semiconductor wafer 1 to isolate a device 10 from other devices of an integrated circuit.
- the isolation step may be accomplished by any suitable technology, such as the shallow trench isolation (STI), etch and back fill trench, or the LOCOS technology, trench being preferred over LOCOS.
- Isolation regions 2 a and 2 b are thus formed as shown in FIG. 2.
- a gate oxide film 4 and then a polysilicon layer 6 are subsequently formed on the substrate.
- the polysilicon layer may be deposited by any suitable conventional technology, such as CVD or LPCVD.
- the polysilicon layer has a thickness of about 2000 ⁇ -3000 ⁇ , i.e., about 0.2 ⁇ m-0.3 ⁇ m.
- a step for forming a micro-rough top surface of the polysilicon layer is carried out.
- the formation of a micro-rough top surface of the polysilicon layer 6 is accomplished by creating intentional scratches produced by chemical mechanical polishing (CMP).
- CMP chemical mechanical polishing
- a CMP step is carried out of a selected size with microparticles in the slurry which will leave small indentations or scratches in the polysilicon.
- a slurry solution having particles with very small size, preferably smaller than 0.1 ⁇ m in dimension, is used to create this micro-roughness on the surface of the polysilicon layer 6 .
- Trench isolation is preferred (though not required) because the top of the polysilicon will be more planar prior to the CMP step.
- a cleaning step is followed to clean wafers to a required defect control level.
- the size of the particles is selected to be somewhat less than polysilicon gate width. For a minimum dimension technology of 0.15 ⁇ m for a polysilicon line width, the particles would have a maximum dimension of 0.1 ⁇ m, or in one embodiment, 0.075 ⁇ m or less. In one embodiment, the particle size in the slurry is selected to be less than one-half the polysilicon line width in which the micro-rough surface is to be formed.
- the polysilicon layer 6 and the thin oxide film 4 then go through a mask and etch step to form a polysilicon gate 8 for the device 10 , as shown in FIG. 3. Thereafter, conventional steps for defining active regions are followed. Referring to FIG. 3, these steps may include lightly doped areas ( 12 a and 12 b ) implantation, spacers ( 14 a and 14 b ) formation, and source ( 16 )/drain ( 18 ) regions definition.
- a refractory metal film e.g., a titanium or titanium/titanium nitride (Ti/TiN) stack film
- Ti/TiN titanium/titanium nitride
- the device 10 then goes through a RTA process to cause the refractory metal film react with the underlying polysilicon gate 8 and the wafer 1 , where the active regions 16 and 18 are located, in order to form a silicide film 20 .
- the C54 transformation phase of the silicide film 20 may follow in the same or later anneal steps. According to the present invention, it is possible that the C54 phase of transformation may not be necessary and thus further annealing is not carried out while still obtaining a desired low resistance of the silicide film. Alternatively, a lower annealing temperature may be carried out during the C54 phase.
- the final structure of the device according to the present invention is illustrated in FIG. 3.
- FIG. 4 shows an enlarged portion of the polysilicon gate according to the present invention.
- the micro-rough surface of the polysilicon gate according to the present invention provides an enlarged effective surface area of the silicide film, as compared to those without a micro-rough surface. Such an enlarged effective surface area of the silicide will lower the sheet resistance of the polycide gate 8 of the device 10 . Furthermore, the formation of the micro-rough surface of the polysilicon gate 8 will cause smaller polysilicon grain size due to amorphozation of small particles on the polysilicon surface and therefore will prevent TiSi 2 lateral growth during the C49 phase. Therefore, the TiSi 2 agglomeration problem during the C54 phase will then be eased.
- the present invention has advantages of providing a low sheet resistance polycide gate structure, which could be as narrow as less than 0.1 ⁇ m, of a semiconductor device.
- the present invention permits lower RTA temperature for both the C49 and C54 phases, as compared to the conventional method which requires undesirable higher RTA temperature when the dimension of the polysilicon lines are reduced to sub-quarter ⁇ m range. It may be possible to avoid the anneal steps needed to reach the C54 phase in one embodiment or, on the other hand, reach this phase at a lower temperature or with the same anneal step as the formation of the C49 phase.
Abstract
This invention relates to a method for manufacturing a semiconductor device having polysilicon lines with micro-roughness on the surface. The micro-rough surface of the polysilicon lines help produce smaller grain size silicide film during the formation phase to reduce the sheet resistance. The micro-rough surface of the polysilicon lines also increases the effective surface area of the silicide contacting polysilicon lines thereby reduces the overall resistance of the final gate structure after metallization.
Description
- This invention relates to a method for forming silicide on a polysilicon line of a semiconductor device. More particularly, this invention relates to a method for forming silicide over a controllable micro-rough surface of a polysilicon line, and a device made by the same.
- Polysilicon has become the prevalent gate material of MOS devices for over a decade. In addition to MOS gates, uses of polysilicon in MOS or other semiconductor devices have also increased prominently. However, although polysilicon provides many advantages, such as self-alignment, over metal as the gate material, its resistance level is still too high to provide interconnections among semiconductor devices. Therefore, after the formation and patterning of a polysilicon layer to form polysilicon lines, a device will typically go through, inter alia, a silicide process for forming a lower resistance silicide layer. As the size of semiconductor devices becomes smaller and smaller, how to provide good quality interconnections for devices having sub-quarter μm width of polysilicon lines becomes one of the major challenge to the current semiconductor industry.
- Although polysilicon has a low contact resistance with silicon, it still exhibits too high a resistance to the interconnection metal materials. Creating a multi-metal stack of the polysilicon (called polycide) having a silicide, e.g., the titanium silicide (TiSi2), film is one solution. The silicide film makes a low contact resistance with polysilicon and reduces the overall sheet resistance of the polycide structure. While other silicide materials have been used for reducing contact resistance with polysilicon, a titanium silicide film is the most popular one used in the semiconductor industry.
- Growing the titanium suicide film on the polysilicon lines and on active regions of the substrate typically includes two phases. In a first phase, generally called the C49 phase formation, the titanium is first deposited on the surface of the device. The deposition of titanium (Ti) is then followed by a first rapid thermal anneal (RTA) step to cause the titanium react with the underlying silicon substrate or polysilicon lines and thus form the titanium silicide film. Once the titanium silicide film has been formed, those unreacted portions of the titanium are then removed, forming self-aligned silicide (Salicide) on polysilicon and active regions only.
- In a second phase, the previously formed titanium silicide film will go through another anneal step, such as a second RTA step, to further reduce the overall sheet resistance of the newly formed titanium silicide. This second phase of transformation is commonly referred to a C54 phase. A simplified structure of a device produced after the C54 phase is illustrated in FIG. 1. The current silicide technology, however, faces two major difficulties for future sub-quarter μm technology of silicide over polysilicon lines. First, as the width of the polysilicon lines is reduced to being in the sub-quarter μm range, it is more difficult to grow a smaller grain size titanium silicide during the C49 phase. Second, for smaller width of the polysilicon lines higher annealing temperature is required for the C54 phase transformation without resulting in TiSi2 agglomeration.
- Furthermore, when the width of the polysilicon lines are reduced to about 0.1 μm the formation of titanium silicide having the grain size larger than 0.1 μm during the C49 phase will suppress the grain growth of the titanium silicide during the later C54 phase. As a result, the titanium silicide will have an undesirable higher sheet resistance. To cure this problem, a much high RTA temperature for the titanium silicide is require. The much higher RTA temperature is very undesirable because it will not only increase difficulties in manufacture, e.g., higher costs or equipment problems, but also may cause device failure due to the thermal budget limitation of the device during manufacturing, and the introduced defects such as the TiSi2 agglomeration.
- An object of the invention is to provide a method for manufacturing a semiconductor device having low sheet resistance suicide over polysilicon lines of sub-quarter μm or even less than 0.1 μm width. In one embodiment of the invention, small indentations or scratches are formed on the surface of the polysilicon lines before the formation of the silicide.
- The features and advantages of the present invention will be made apparent, by way of illustration and not by limitation, in the following description of embodiments illustrated in the annexed drawings. The figures show enlarged portions of certain areas to better illustrate the inventive feature and none of the figures are understood as being in scale or exact proportion.
- FIG. 1 shows the simplified structure of a known device formed by a conventional silicide process.
- FIG. 2 shows the structure of a device having micro-roughness on the surface of a polysilicon layer according to the present invention.
- FIG. 3 shows the final structure after a salicide step according to the present invention.
- FIG. 4 shows the enlarge portion of the silicide over the polysilicon gate according to the present invention.
- Referring to FIG. 2, an electrical isolation step is first performed on a
semiconductor wafer 1 to isolate adevice 10 from other devices of an integrated circuit. The isolation step may be accomplished by any suitable technology, such as the shallow trench isolation (STI), etch and back fill trench, or the LOCOS technology, trench being preferred over LOCOS.Isolation regions 2 a and 2 b are thus formed as shown in FIG. 2. After that, agate oxide film 4 and then apolysilicon layer 6 are subsequently formed on the substrate. The polysilicon layer may be deposited by any suitable conventional technology, such as CVD or LPCVD. Typically, the polysilicon layer has a thickness of about 2000 Å-3000 Å, i.e., about 0.2 μm-0.3 μm. - After the
polysilicon layer 6 is formed, a step for forming a micro-rough top surface of the polysilicon layer is carried out. The formation of a micro-rough top surface of thepolysilicon layer 6 is accomplished by creating intentional scratches produced by chemical mechanical polishing (CMP). A CMP step is carried out of a selected size with microparticles in the slurry which will leave small indentations or scratches in the polysilicon. A slurry solution having particles with very small size, preferably smaller than 0.1 μm in dimension, is used to create this micro-roughness on the surface of thepolysilicon layer 6. Trench isolation is preferred (though not required) because the top of the polysilicon will be more planar prior to the CMP step. Thereafter, a cleaning step is followed to clean wafers to a required defect control level. - The size of the particles is selected to be somewhat less than polysilicon gate width. For a minimum dimension technology of 0.15 μm for a polysilicon line width, the particles would have a maximum dimension of 0.1 μm, or in one embodiment, 0.075 μm or less. In one embodiment, the particle size in the slurry is selected to be less than one-half the polysilicon line width in which the micro-rough surface is to be formed. The
polysilicon layer 6 and thethin oxide film 4 then go through a mask and etch step to form a polysilicon gate 8 for thedevice 10, as shown in FIG. 3. Thereafter, conventional steps for defining active regions are followed. Referring to FIG. 3, these steps may include lightly doped areas (12 a and 12 b) implantation, spacers (14 a and 14 b) formation, and source (16)/drain (18) regions definition. - After the
actives regions wafer 1. The deposition may be accomplished by any suitable method, such as CVD, LPCVD, sputtering, electrolytic plating, or electroless plating, etc. Thedevice 10 then goes through a RTA process to cause the refractory metal film react with the underlying polysilicon gate 8 and thewafer 1, where theactive regions silicide film 20. Those unreacted portions, i.e., those portions of the refractory metal not in contact with the polysilicon gate 8 or the source anddrain regions silicide film 20 may follow in the same or later anneal steps. According to the present invention, it is possible that the C54 phase of transformation may not be necessary and thus further annealing is not carried out while still obtaining a desired low resistance of the silicide film. Alternatively, a lower annealing temperature may be carried out during the C54 phase. The final structure of the device according to the present invention is illustrated in FIG. 3. - FIG. 4 shows an enlarged portion of the polysilicon gate according to the present invention. The micro-rough surface of the polysilicon gate according to the present invention provides an enlarged effective surface area of the silicide film, as compared to those without a micro-rough surface. Such an enlarged effective surface area of the silicide will lower the sheet resistance of the polycide gate8 of the
device 10. Furthermore, the formation of the micro-rough surface of the polysilicon gate 8 will cause smaller polysilicon grain size due to amorphozation of small particles on the polysilicon surface and therefore will prevent TiSi2 lateral growth during the C49 phase. Therefore, the TiSi2 agglomeration problem during the C54 phase will then be eased. As a result, the present invention has advantages of providing a low sheet resistance polycide gate structure, which could be as narrow as less than 0.1 μm, of a semiconductor device. In addition, the present invention permits lower RTA temperature for both the C49 and C54 phases, as compared to the conventional method which requires undesirable higher RTA temperature when the dimension of the polysilicon lines are reduced to sub-quarter μm range. It may be possible to avoid the anneal steps needed to reach the C54 phase in one embodiment or, on the other hand, reach this phase at a lower temperature or with the same anneal step as the formation of the C49 phase. - From the foregoing it will be appreciated that, although specific embodiments of the invention have been described herein for purposes of illustration, various modifications may be made without deviating from the spirit and scope of the invention. Accordingly, the invention is not limited except as by the appended claims.
Claims (17)
1. A method for manufacturing an integrated device having a semiconductor material substrate, comprising:
forming a polysilicon layer on the substrate;
forming indentations in a top surface of the polysilicon layer to create a micro-rough layer;
patterning and removing portions of the polysilicon layer to form strips of polysilicon; and
forming a silicide film on the upper surface of the polysilicon strips, the silicide film covering the micro-rough surface of the polysilicon strips.
2. The method of wherein said step of forming micro-roughness is accomplished by chemical mechanical polishing using a slurry solution having particles with size of less than approximately 0.1 μm.
claim 1
3. The method of wherein said step of forming polysilicon layer comprises:
claim 1
forming an amorphous silicon layer; and
annealing the amorphous silicon layer to form polysilicon layer.
4. The method of , further comprising:
claim 1
forming, before said step of forming polysilicon layer, isolation areas on the substrate;
forming, before said step of forming polysilicon layer, a thin oxide film on the substrate; and
defining, after said step of forming polysilicon strips, active regions of the substrate.
5. The method of wherein said step of defining active regions comprises:
claim 4
doping ions to form lightly doped regions;
forming spacers adjacent to predetermined polysilicon strips; and
doping ions to form active regions of the device.
6. The method of wherein the isolation areas are shallow trench isolation areas.
claim 4
7. The method of wherein said step of forming a silicide film comprises:
claim 1
depositing a refractory metal layer;
annealing the refractory metal to form the silicide film; and
removing unsilicidized portions of the refractory metal.
8. The method of , further comprising a step of further annealing the silicide film after said step of removing unsilicidized portions.
claim 7
9. The method of wherein said refractory metal is titanium or titanium/titanium nitride stack layer.
claim 7
10. An integrated semiconductor device, comprising:
a semiconductor material substrate;
a polysilicon line, said polysilicon line having micro-rough indentations on top surface portion of the polysilicon line; and
a silicide film covering said micro-rough top surface portion of the polysilicon line.
11. The integrated device of , further comprising:
claim 10
a plurality of isolation areas;
a thin oxide film between said polysilicon line and the substrate; and
a plurality of patterned active regions positioned on the substrate and on opposite sides of said polysilicon line.
12. The integrated device of wherein said polysilicon line forms a polysilicon gate region of the device and said active regions are source and drain regions of the device.
claim 11
13. The integrated device of , further comprising spacers adjacent to the polysilicon gate region and lightly doped regions under said spacers and adjacent to said source and drain regions.
claim 12
14. The integrated device of wherein said silicide film comprises titanium silicide or titanium silicide/titanium nitride stack film.
claim 10
15. The integrated device of wherein said silicide film covering said micro-rough top surface of the polysilicon line has an increased effective surface area.
claim 10
16. The integrated device of , further comprising a metallization structure positioned on the silicide film for providing interconnection.
claim 10
17. The integrated device of wherein said metallization structure comprises a multi-stack metal layer.
claim 16
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/126,960 US6383905B2 (en) | 1998-07-31 | 1998-07-31 | Formation of micro rough poly surface for low sheet resistance salicided sub-quarter micron poly lines |
US10/068,534 US6992388B2 (en) | 1998-07-31 | 2002-02-06 | Formation of micro rough polysurface for low sheet resistant salicided sub-quarter micron polylines |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/126,960 US6383905B2 (en) | 1998-07-31 | 1998-07-31 | Formation of micro rough poly surface for low sheet resistance salicided sub-quarter micron poly lines |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/068,534 Division US6992388B2 (en) | 1998-07-31 | 2002-02-06 | Formation of micro rough polysurface for low sheet resistant salicided sub-quarter micron polylines |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010041435A1 true US20010041435A1 (en) | 2001-11-15 |
US6383905B2 US6383905B2 (en) | 2002-05-07 |
Family
ID=22427587
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/126,960 Expired - Lifetime US6383905B2 (en) | 1998-07-31 | 1998-07-31 | Formation of micro rough poly surface for low sheet resistance salicided sub-quarter micron poly lines |
US10/068,534 Expired - Lifetime US6992388B2 (en) | 1998-07-31 | 2002-02-06 | Formation of micro rough polysurface for low sheet resistant salicided sub-quarter micron polylines |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/068,534 Expired - Lifetime US6992388B2 (en) | 1998-07-31 | 2002-02-06 | Formation of micro rough polysurface for low sheet resistant salicided sub-quarter micron polylines |
Country Status (1)
Country | Link |
---|---|
US (2) | US6383905B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060078828A1 (en) * | 2004-10-08 | 2006-04-13 | Texas Instruments Incorporated | System and method for exposure of partial edge die |
US20080132070A1 (en) * | 2006-12-05 | 2008-06-05 | International Business Machines Corporation | Fully and uniformly silicided gate structure and method for forming same |
US20090004851A1 (en) * | 2007-06-29 | 2009-01-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Salicidation process using electroless plating to deposit metal and introduce dopant impurities |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000031264A (en) * | 1998-07-08 | 2000-01-28 | Mitsubishi Electric Corp | Semiconductor device and fabrication thereof |
KR100923763B1 (en) | 2002-12-28 | 2009-10-27 | 매그나칩 반도체 유한회사 | Method for fabricating contact hole of semiconductor device |
US6864161B1 (en) * | 2003-02-20 | 2005-03-08 | Taiwan Semiconductor Manufacturing Company | Method of forming a gate structure using a dual step polysilicon deposition procedure |
KR100588404B1 (en) * | 2004-03-16 | 2006-06-12 | 삼성코닝 주식회사 | Ceria slurry for polishing semiconductor thin layer |
JP2006032410A (en) | 2004-07-12 | 2006-02-02 | Matsushita Electric Ind Co Ltd | Semiconductor device and manufacturing method thereof |
KR100772898B1 (en) | 2006-07-10 | 2007-11-05 | 삼성전자주식회사 | Method of fabricating semiconductor integrated circuit device and semiconductor integrated circuit device by the same |
Family Cites Families (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5244842A (en) * | 1991-12-17 | 1993-09-14 | Micron Technology, Inc. | Method of increasing capacitance by surface roughening in semiconductor wafer processing |
US5182232A (en) * | 1991-04-08 | 1993-01-26 | Micron Technology, Inc. | Metal silicide texturizing technique |
US5418188A (en) * | 1991-09-05 | 1995-05-23 | International Business Machines Corporation | Method for controlled positioning of a compound layer in a multilayer device |
US5422289A (en) * | 1992-04-27 | 1995-06-06 | National Semiconductor Corporation | Method of manufacturing a fully planarized MOSFET and resulting structure |
JPH06188385A (en) * | 1992-10-22 | 1994-07-08 | Mitsubishi Electric Corp | Semiconductor device and manufacture thereof |
JP3263155B2 (en) * | 1992-11-02 | 2002-03-04 | 株式会社リコー | Method of manufacturing electrode and method of manufacturing semiconductor device using the same |
US5344793A (en) * | 1993-03-05 | 1994-09-06 | Siemens Aktiengesellschaft | Formation of silicided junctions in deep sub-micron MOSFETs by defect enhanced CoSi2 formation |
US5599746A (en) * | 1994-05-06 | 1997-02-04 | United Microelectronics Corporation | Method to eliminate polycide peeling at wafer edge using extended scribe lines |
US5554566A (en) * | 1994-09-06 | 1996-09-10 | United Microelectronics Corporation | Method to eliminate polycide peeling |
US5648673A (en) * | 1994-12-28 | 1997-07-15 | Nippon Steel Corporation | Semiconductor device having metal silicide film on impurity diffused layer or conductive layer |
US5654589A (en) * | 1995-06-06 | 1997-08-05 | Advanced Micro Devices, Incorporated | Landing pad technology doubled up as local interconnect and borderless contact for deep sub-half micrometer IC application |
US5877063A (en) * | 1995-07-17 | 1999-03-02 | Micron Technology, Inc. | Method of forming rough polysilicon surfaces |
US5563096A (en) * | 1995-11-20 | 1996-10-08 | Digital Equipment Corporation | Semiconductor device fabrication with planar gate interconnect surface |
US5754390A (en) * | 1996-01-23 | 1998-05-19 | Micron Technology, Inc. | Integrated capacitor bottom electrode for use with conformal dielectric |
US5585295A (en) * | 1996-03-29 | 1996-12-17 | Vanguard International Semiconductor Corporation | Method for forming inverse-T gate lightly-doped drain (ITLDD) device |
TW328153B (en) * | 1996-08-09 | 1998-03-11 | United Microelectronics Corp | The manufacturing method for improving property of salicide |
KR100226752B1 (en) * | 1996-08-26 | 1999-10-15 | 구본준 | Method for forming multi-metal interconnection layer of semiconductor device |
JPH10223889A (en) * | 1997-02-04 | 1998-08-21 | Mitsubishi Electric Corp | Mis transistor and its manufacture |
US6238971B1 (en) * | 1997-02-11 | 2001-05-29 | Micron Technology, Inc. | Capacitor structures, DRAM cell structures, and integrated circuitry, and methods of forming capacitor structures, integrated circuitry and DRAM cell structures |
US5993685A (en) * | 1997-04-02 | 1999-11-30 | Advanced Technology Materials | Planarization composition for removing metal films |
US6424011B1 (en) * | 1997-04-14 | 2002-07-23 | International Business Machines Corporation | Mixed memory integration with NVRAM, dram and sram cell structures on same substrate |
US5880991A (en) * | 1997-04-14 | 1999-03-09 | International Business Machines Corporation | Structure for low cost mixed memory integration, new NVRAM structure, and process for forming the mixed memory and NVRAM structure |
US5930634A (en) * | 1997-04-21 | 1999-07-27 | Advanced Micro Devices, Inc. | Method of making an IGFET with a multilevel gate |
US5904529A (en) * | 1997-08-25 | 1999-05-18 | Advanced Micro Devices, Inc. | Method of making an asymmetrical IGFET and providing a field dielectric between active regions of a semiconductor substrate |
US5937325A (en) * | 1997-11-07 | 1999-08-10 | Advanced Micro Devices, Inc. | Formation of low resistivity titanium silicide gates in semiconductor integrated circuits |
US6242333B1 (en) * | 1998-01-06 | 2001-06-05 | Texas Instruments Incorporated | Method to enhance the formation of nucleation sites on silicon structures and an improved silicon structure |
-
1998
- 1998-07-31 US US09/126,960 patent/US6383905B2/en not_active Expired - Lifetime
-
2002
- 2002-02-06 US US10/068,534 patent/US6992388B2/en not_active Expired - Lifetime
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060078828A1 (en) * | 2004-10-08 | 2006-04-13 | Texas Instruments Incorporated | System and method for exposure of partial edge die |
US7374866B2 (en) * | 2004-10-08 | 2008-05-20 | Texas Instruments Incorporated | System and method for exposure of partial edge die |
US20080132070A1 (en) * | 2006-12-05 | 2008-06-05 | International Business Machines Corporation | Fully and uniformly silicided gate structure and method for forming same |
US7482270B2 (en) * | 2006-12-05 | 2009-01-27 | International Business Machines Corporation | Fully and uniformly silicided gate structure and method for forming same |
US20090004851A1 (en) * | 2007-06-29 | 2009-01-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Salicidation process using electroless plating to deposit metal and introduce dopant impurities |
Also Published As
Publication number | Publication date |
---|---|
US6992388B2 (en) | 2006-01-31 |
US6383905B2 (en) | 2002-05-07 |
US20020070452A1 (en) | 2002-06-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6153485A (en) | Salicide formation on narrow poly lines by pulling back of spacer | |
US5208472A (en) | Double spacer salicide MOS device and method | |
US6388296B1 (en) | CMOS self-aligned strapped interconnection | |
US5744395A (en) | Low resistance, self-aligned, titanium silicide structures, using a single rapid thermal anneal procedure | |
US5780349A (en) | Self-aligned MOSFET gate/source/drain salicide formation | |
KR100299880B1 (en) | Self-aligned dual thickness cobalt silicide layer formation process | |
US5949092A (en) | Ultra-high-density pass gate using dual stacked transistors having a gate structure with planarized upper surface in relation to interlayer insulator | |
US5830775A (en) | Raised silicided source/drain electrode formation with reduced substrate silicon consumption | |
US20050130380A1 (en) | Semiconductor device structures including metal silicide interconnects and dielectric layers at substantially the same fabrication level | |
US6100145A (en) | Silicidation with silicon buffer layer and silicon spacers | |
US6214656B1 (en) | Partial silicide gate in sac (self-aligned contact) process | |
US6461951B1 (en) | Method of forming a sidewall spacer to prevent gouging of device junctions during interlayer dielectric etching including silicide growth over gate spacers | |
US5059554A (en) | Method for forming polycrystalline silicon contacts | |
US6383905B2 (en) | Formation of micro rough poly surface for low sheet resistance salicided sub-quarter micron poly lines | |
US5858846A (en) | Salicide integration method | |
US6162689A (en) | Multi-depth junction formation tailored to silicide formation | |
US6258682B1 (en) | Method of making ultra shallow junction MOSFET | |
US6653227B1 (en) | Method of cobalt silicidation using an oxide-Titanium interlayer | |
US6218690B1 (en) | Transistor having reverse self-aligned structure | |
JP3168992B2 (en) | Method for manufacturing semiconductor device | |
KR100274518B1 (en) | Semiconductor device, mos transistor, bipolar transistor, and method of manufacturing the same | |
US6117743A (en) | Method of manufacturing MOS device using anti reflective coating | |
US6110811A (en) | Selective CVD TiSi2 deposition with TiSi2 liner | |
KR19980014188A (en) | Semiconductor Device Using Flux Ion Implantation and Manufacturing Method Thereof | |
US20020123222A1 (en) | Method of fabricating a salicide layer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: STMICROELECTRONICS INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LI, MING MICHAEL;REEL/FRAME:009364/0286 Effective date: 19980731 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |