US20010013786A1 - Apparatus and method for evaluating printed circuit board assembly manufacturing processes - Google Patents

Apparatus and method for evaluating printed circuit board assembly manufacturing processes Download PDF

Info

Publication number
US20010013786A1
US20010013786A1 US09/034,404 US3440498A US2001013786A1 US 20010013786 A1 US20010013786 A1 US 20010013786A1 US 3440498 A US3440498 A US 3440498A US 2001013786 A1 US2001013786 A1 US 2001013786A1
Authority
US
United States
Prior art keywords
circuit
circuit board
test coupon
pads
vias
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/034,404
Other versions
US6326797B2 (en
Inventor
Ray J. Caggiano
Boyd H. Furr
Jeff A. Hatley
Richard J. Noreika
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US09/034,404 priority Critical patent/US6326797B2/en
Assigned to INTERNATIONAL BUSINESS MACHINES CORPORATION reassignment INTERNATIONAL BUSINESS MACHINES CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CAGGIANO, RAY J., FURR, BOYD H., NOREIKA, RICHARD J., HATLEY, JEFF A.
Publication of US20010013786A1 publication Critical patent/US20010013786A1/en
Application granted granted Critical
Publication of US6326797B2 publication Critical patent/US6326797B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2801Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
    • G01R31/2806Apparatus therefor, e.g. test stations, drivers, analysers, conveyors
    • G01R31/2808Holding, conveying or contacting devices, e.g. test adapters, edge connectors, extender boards
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0266Marks, test patterns or identification means
    • H05K1/0268Marks, test patterns or identification means for electrical inspection or testing

Definitions

  • the present invention is directed to an apparatus and method which is used to evaluate the effect of solder substances on a printed circuit board populated with electronic components.
  • a test circuit board assembly is disclosed which when subject to a solder process, is useful for measuring the effects of the soldering process on circuit testability.
  • the processes for manufacturing printed circuit boards having mounted components interconnected by circuit conductors influences the circuit board test ability following manufacture.
  • changes to printed circuit board manufacturing assembly processes such as changing fluxes and solder pastes which may require water cleaning of the circuit board, to fluxes and solder pastes which are designed not to be cleaned from the circuit board, the ability to test the circuit board assembly by conventional product testing facilities changes. While the changes to the processes may in fact not effect the circuit operation, the ability to test the circuit board assembly may be impaired.
  • testing of completed circuit board assemblies conventionally requires a set of probes which are applied to the circuit conductors on the circuit board.
  • the probes are of different design, and some may for a given solder processes, provide a better connection to a circuit board conductor than others. Processes which involve the use of so-called no-clean fluxes and solder pastes, which are not to be removed from the printed circuit board, may pose a problem for testing the final product. While the residue from the no-clean flux and solder paste is not detrimental to product performance, the probes from a tester may not adequately make contact with the circuit board conductor when covered by a residue.
  • testability of a circuit board assembly depends on the particular types of components being soldered to the surface of a board. Thus, while one component type may show no effects on testability after the use of a new no-clean flux and solder paste, other components may in fact make testability very difficult and unreliable.
  • the present invention provides a way for evaluating these processes prior to committing to any significant production of circuit boards.
  • test coupon which is subject to solder processes.
  • the test coupon includes multiple conductor patterns terminating on a connector pin as well as at least one via hole and a circuit pad. Circuit components are soldered to pads on the multiple circuit patterns by a solder process. The selected components, as well as the via and circuit pads, represent typical circuit board structures which are soldered in a manufacturing process.
  • the resulting test coupon is subject to completed printed circuit board assembly testing.
  • the test coupon having the mounted components is placed in an in-circuit tester where connections are made to the vias and pads of the circuit card by probes of the in-circuit tester. Electrical measurements including continuity measurements and component value measurements are made through the probes to verify the circuit testability. An accurate assessment of the manufacturing environment may be made without jeopardizing production hardware in an unqualified manufacturing process.
  • the multiple quadrants of the test coupon provide the ability to simultaneously test different probe types to determine whether or not the manufacturing processes affect the ability of a given probe type to connect to a respective conductor, pad, pin or via, on a circuit board.
  • FIG. 1A shows a testing device for testing assembled circuit boards
  • FIG. 1B shows the detail of a test probe 31 ;
  • FIG. 2 represents the top view of a quadrant of a test coupon in accordance with a preferred embodiment of the invention
  • FIG. 3 represents the bottom view of a quadrant of the test coupon of FIG. 2;
  • FIG. 4 is a section view of two quadrants of the test coupon.
  • FIG. 1A shows a test coupon 101 in accordance with the present invention located in a testing unit 103 .
  • the test coupon 101 is received within a test bed 51 , and held in place by a vacuum.
  • the vacuum supplied from a vacuum line connected to the testing unit 103 maintains a positive connection between a plurality of spring-loaded probes 31 supported in the test bed 51 and conductor portions of the test coupon.
  • the spring-loaded probes 31 shown in FIG. 1B include a probe end 41 , having a generally conically-shaped tip spring-loaded in a cylinder 33 .
  • the circuit testing unit 103 connects via connectors 104 to a test station which measures various electrical parameters between each of the probes 31 .
  • a pair of probes connects to every pad and every via on the test coupon. In this way component values may be directly measured which identifies any failed solder connections, incorrect component values, and any circuit resistance between the probes 31 and the various pads and vias of the test coupon circuit board.
  • In-circuit measurements through the probes 31 are directly influenced by the processes used to solder components to the circuit board. For instance, when using so-called “no-clean” fluxes and solder pastes, after a solder reflow, they often leave a residue on the conductors of the printed circuit board.
  • the residue material is insulative so that it does not affect the circuitry by shorting electrical conductors. While the residue is not per se detrimental, it can interfere with the ability to conduct in-circuit testing by interfering with the electrical contact between the probes and the surface conductor.
  • the present invention provides the opportunity to measure the effects of these processes on circuit testability.
  • FIG. 2 and FIG. 4 a top view and section view of a printed circuit board test coupon 101 is shown which will permit the evaluation of these processes on circuit testability.
  • the printed circuit board test coupon 101 is divided into four quadrants having the same component and circuit structure (shown only in quadrant I). When the test coupon is manufactured using a particular soldering process, each quadrant may be tested with a different probe configuration to determine the individual effects of the process on different probe styles of a testing unit.
  • Quadrant I which is identical to the remaining quadrants, II, III and IV, includes a connector 201 having a plurality of pins 202 extending through the circuit board 200 .
  • the pins are wave soldered on the underside of the circuit board 200 , and as will be evident with respect to FIG. 3, are interconnected to various pads and vias of the circuit board.
  • the via holes are connected from the top surface represented in FIG. 2 to the bottom surface of FIG. 3.
  • the via holes represent plated-through connections, from one side of the test coupon 200 to the other, which are typical in printed circuit board construction.
  • a column of resistors 207 , 215 , and 216 , and a column of capacitors 217 , 218 and 219 are surface mounted on the test coupon 200 .
  • the surface mounted resistors and capacitors are chosen to have different values, permitting the opportunity to examine solder effects on circuit testability where a variety of component values are implemented.
  • a plurality of pads, two of which are shown as 206 and 208 on the surface of test coupon circuit board 200 are soldered to connections on the individual resistors 208 , 215 - 219 . Each of the pads is connected by a circuit conductor 210 and 211 to a via of the column of vias 212 and 214 .
  • the column of vias 212 and 214 through conductors 210 and 214 , connect the ends of the resistors to circuit conductors on the underside of test coupon 200 .
  • the additional components surface mounted to circuit board 200 includes inductors 230 and 239 , each having a different inductance.
  • the inductors 230 , 239 are also surface mounted, typically with a solder process to respective pads 231 , 232 , and 242 , 240 on the surface of the coupon 200 .
  • the laterally extending conductors 233 , 235 , and 244 and 246 connect the ends of the inductors 230 , 239 to a pair of vias, 236 , 238 and 252 and 250 .
  • in circuit testing equipment applies probes to points on the circuit board conductors which are connected to vias 236 , 238 and 250 and 252 to directly measure the values of these components. The resulting measurements indicate the quality of contact between the test probes and the circuit board conductors which has been subject to a particular manufacturing process.
  • Additional resistor 260 and a jumper are also soldered to the surface of the board.
  • a pair of vias carry the ends of resistor 260 to the underside of the board.
  • FIG. 3 illustrates the bottom of one quadrant of a test coupon
  • various vias and pads are shown on the circuit board.
  • the pins 202 from the connector 201 are shown, connected to various circuit conductors 275 on the bottom of the test coupon circuit board 200 .
  • the remaining quadrants of the test coupon have identical circuit conductor patterns formed thereon.
  • Each of the conductors of the conductor pattern 275 terminates on a pin 202 of the connector 201 .
  • the connector pins 202 are wave soldered in place, as distinguished from the reflow or wave soldering of the surface mounted components.
  • Each of the conductors of the conductor pattern 275 is connected to a series of pads 286 - 292 .
  • the column of vias 212 , 214 , as well as the columns of vias 204 , 205 on the top side of the circuit board, are connected to one of the circuit conductors 275 .
  • the provision of pads 286 - 292 on each of the circuit conductors permits the additional mounting of surface components to the underside of test coupon circuit board 200 if they are not to be used as probe contact points.
  • a plurality of probes 31 have probe ends 41 that are engaged with columns of pads 280 and 282 of each conductor in conductor pattern 275 to permit a measurement of the component which is connected to the columns of vias 212 and 214 .
  • the value of each of the circuit components may be measured.
  • Other probes connect to the columns of vias 204 , 205 , and 212 and 214 to make the same measurements.
  • the in-circuit testability is determined from measuring the values of these known components which will apply to the top surface of the circuit board. Further, a similar test is conducted by using a different probe type 41 , having instead of a tapered probe end, a crown shaped probe end suitable for connecting to the pins 202 of the connector 201 . Thus, it is possible to verify measurements which have been made by each of the probe types connected across the individual components.
  • the testing unit 1 may include different probe types for each quadrant. Thus, while quadrant 1 may be measured with a probe which is adapted for connection to the pads of columns 280 and 282 , the quadrant II may have probes connected only to the pins of connector 201 .
  • Still other probe types may be used to evaluate the circuit assembly processes in quadrants III and IV, which bear the same circuit conductor pattern and connected components.
  • the tester configuration of FIG. 1 it is possible to determine the effects of in-circuit testability on a test coupon, before actually using a given manufacturing process for deliverable products.
  • the in-circuit testability will provide an indication as to whether or not there is a high resistance connection being made to the test coupon, or whether or not an open circuit may be present as the result of a manufacturing defect.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)
  • Tests Of Electronic Circuits (AREA)

Abstract

A test coupon for measuring the effects of solder processes on circuit testability. The test coupon includes a circuit board having a multiplicity of circuit conductor patterns. Each conductor pattern is connected to a plurality of pads and vias on the circuit board. The circuit pads on an opposite surface of the circuit board support solder connections to a plurality of different circuit components. The circuit pads are connected to the vias, which in turn are connected to individual conductors of the circuit pattern. A surface connector is also supported on the circuit board, having pins extending through the circuit board. The circuit pattern conductors terminate on a respective connector pin. The test coupon may be subject to in-circuit testing where a value of the various components are measured. The multiple circuit patterns and mounted components permit different types of tester pins to be used to evaluate in-circuit testability in a test coupon used in a particular manufacturing process.

Description

    BACKGROUND OF THE INVENTION
  • The present invention is directed to an apparatus and method which is used to evaluate the effect of solder substances on a printed circuit board populated with electronic components. Specifically, a test circuit board assembly is disclosed which when subject to a solder process, is useful for measuring the effects of the soldering process on circuit testability. [0001]
  • The processes for manufacturing printed circuit boards having mounted components interconnected by circuit conductors influences the circuit board test ability following manufacture. When changes to printed circuit board manufacturing assembly processes occur, such as changing fluxes and solder pastes which may require water cleaning of the circuit board, to fluxes and solder pastes which are designed not to be cleaned from the circuit board, the ability to test the circuit board assembly by conventional product testing facilities changes. While the changes to the processes may in fact not effect the circuit operation, the ability to test the circuit board assembly may be impaired. [0002]
  • Testing of completed circuit board assemblies conventionally requires a set of probes which are applied to the circuit conductors on the circuit board. The probes are of different design, and some may for a given solder processes, provide a better connection to a circuit board conductor than others. Processes which involve the use of so-called no-clean fluxes and solder pastes, which are not to be removed from the printed circuit board, may pose a problem for testing the final product. While the residue from the no-clean flux and solder paste is not detrimental to product performance, the probes from a tester may not adequately make contact with the circuit board conductor when covered by a residue. [0003]
  • Because of the wide availability of different types of clean and no-clean fluxes and solder pastes, it is desirable to provide a common test vehicle which can evaluate the impact on testability for the use of any of these fluxes and solder pastes, and processes for soldering circuit board assemblies with these fluxes and solder pastes. [0004]
  • The testability of a circuit board assembly depends on the particular types of components being soldered to the surface of a board. Thus, while one component type may show no effects on testability after the use of a new no-clean flux and solder paste, other components may in fact make testability very difficult and unreliable. [0005]
  • The present invention provides a way for evaluating these processes prior to committing to any significant production of circuit boards. [0006]
  • SUMMARY OF THE INVENTION
  • It is an object of this invention to provide evaluation of in-circuit testability of a printed circuit board assembly. [0007]
  • It is a specific object of this invention to provide for in-circuit test evaluation of assembled circuit boards made in a particular manufacturing process using different types of circuit testing probes. [0008]
  • These and other objects in accordance with the invention are provided by a test coupon which is subject to solder processes. The test coupon includes multiple conductor patterns terminating on a connector pin as well as at least one via hole and a circuit pad. Circuit components are soldered to pads on the multiple circuit patterns by a solder process. The selected components, as well as the via and circuit pads, represent typical circuit board structures which are soldered in a manufacturing process. [0009]
  • The resulting test coupon is subject to completed printed circuit board assembly testing. The test coupon having the mounted components is placed in an in-circuit tester where connections are made to the vias and pads of the circuit card by probes of the in-circuit tester. Electrical measurements including continuity measurements and component value measurements are made through the probes to verify the circuit testability. An accurate assessment of the manufacturing environment may be made without jeopardizing production hardware in an unqualified manufacturing process. [0010]
  • The multiple quadrants of the test coupon provide the ability to simultaneously test different probe types to determine whether or not the manufacturing processes affect the ability of a given probe type to connect to a respective conductor, pad, pin or via, on a circuit board. [0011]
  • DESCRIPTION OF THE DRAWINGS
  • FIG. 1A shows a testing device for testing assembled circuit boards; [0012]
  • FIG. 1B shows the detail of a [0013] test probe 31;
  • FIG. 2 represents the top view of a quadrant of a test coupon in accordance with a preferred embodiment of the invention; [0014]
  • FIG. 3 represents the bottom view of a quadrant of the test coupon of FIG. 2; and [0015]
  • FIG. 4 is a section view of two quadrants of the test coupon. [0016]
  • DESCRIPTION OF THE PREFERRED EMBODIMENT
  • FIG. 1A shows a [0017] test coupon 101 in accordance with the present invention located in a testing unit 103. The test coupon 101 is received within a test bed 51, and held in place by a vacuum. The vacuum supplied from a vacuum line connected to the testing unit 103 maintains a positive connection between a plurality of spring-loaded probes 31 supported in the test bed 51 and conductor portions of the test coupon. The spring-loaded probes 31 shown in FIG. 1B include a probe end 41, having a generally conically-shaped tip spring-loaded in a cylinder 33. Once the coupon 101 is loaded into the test bed 51, the probes 31 connect to various circuit pads, circuit vias and pins which are on the underside of the test coupon 101.
  • The [0018] circuit testing unit 103 connects via connectors 104 to a test station which measures various electrical parameters between each of the probes 31. In accordance with the preferred embodiment of the test coupon, a pair of probes connects to every pad and every via on the test coupon. In this way component values may be directly measured which identifies any failed solder connections, incorrect component values, and any circuit resistance between the probes 31 and the various pads and vias of the test coupon circuit board.
  • In-circuit measurements through the [0019] probes 31 are directly influenced by the processes used to solder components to the circuit board. For instance, when using so-called “no-clean” fluxes and solder pastes, after a solder reflow, they often leave a residue on the conductors of the printed circuit board. The residue material is insulative so that it does not affect the circuitry by shorting electrical conductors. While the residue is not per se detrimental, it can interfere with the ability to conduct in-circuit testing by interfering with the electrical contact between the probes and the surface conductor.
  • The present invention provides the opportunity to measure the effects of these processes on circuit testability. Referring now to FIG. 2 and FIG. 4, a top view and section view of a printed circuit [0020] board test coupon 101 is shown which will permit the evaluation of these processes on circuit testability. The printed circuit board test coupon 101 is divided into four quadrants having the same component and circuit structure (shown only in quadrant I). When the test coupon is manufactured using a particular soldering process, each quadrant may be tested with a different probe configuration to determine the individual effects of the process on different probe styles of a testing unit.
  • Quadrant I, which is identical to the remaining quadrants, II, III and IV, includes a [0021] connector 201 having a plurality of pins 202 extending through the circuit board 200. The pins are wave soldered on the underside of the circuit board 200, and as will be evident with respect to FIG. 3, are interconnected to various pads and vias of the circuit board.
  • Two columns of [0022] via holes 204 and 205 are provided on each quadrant of the circuit board 200. The via holes are connected from the top surface represented in FIG. 2 to the bottom surface of FIG. 3. The via holes represent plated-through connections, from one side of the test coupon 200 to the other, which are typical in printed circuit board construction.
  • A column of [0023] resistors 207, 215, and 216, and a column of capacitors 217, 218 and 219 are surface mounted on the test coupon 200. The surface mounted resistors and capacitors are chosen to have different values, permitting the opportunity to examine solder effects on circuit testability where a variety of component values are implemented. A plurality of pads, two of which are shown as 206 and 208 on the surface of test coupon circuit board 200, are soldered to connections on the individual resistors 208, 215-219. Each of the pads is connected by a circuit conductor 210 and 211 to a via of the column of vias 212 and 214. The column of vias 212 and 214, through conductors 210 and 214, connect the ends of the resistors to circuit conductors on the underside of test coupon 200.
  • The additional components surface mounted to [0024] circuit board 200 includes inductors 230 and 239, each having a different inductance. The inductors 230, 239 are also surface mounted, typically with a solder process to respective pads 231, 232, and 242, 240 on the surface of the coupon 200. The laterally extending conductors 233, 235, and 244 and 246, connect the ends of the inductors 230, 239 to a pair of vias, 236, 238 and 252 and 250. With different values of inductors, in circuit testing equipment applies probes to points on the circuit board conductors which are connected to vias 236, 238 and 250 and 252 to directly measure the values of these components. The resulting measurements indicate the quality of contact between the test probes and the circuit board conductors which has been subject to a particular manufacturing process.
  • [0025] Additional resistor 260 and a jumper (not shown) are also soldered to the surface of the board. A pair of vias carry the ends of resistor 260 to the underside of the board.
  • Referring now to FIG. 3, which illustrates the bottom of one quadrant of a test coupon, various vias and pads are shown on the circuit board. Further, the [0026] pins 202 from the connector 201 are shown, connected to various circuit conductors 275 on the bottom of the test coupon circuit board 200. The remaining quadrants of the test coupon have identical circuit conductor patterns formed thereon.
  • Each of the conductors of the [0027] conductor pattern 275 terminates on a pin 202 of the connector 201. The connector pins 202 are wave soldered in place, as distinguished from the reflow or wave soldering of the surface mounted components. Each of the conductors of the conductor pattern 275 is connected to a series of pads 286-292. Further, the column of vias 212, 214, as well as the columns of vias 204, 205 on the top side of the circuit board, are connected to one of the circuit conductors 275. The provision of pads 286-292 on each of the circuit conductors permits the additional mounting of surface components to the underside of test coupon circuit board 200 if they are not to be used as probe contact points.
  • When the [0028] test coupon 101 is loaded in the testing unit of FIG. 1, a plurality of probes 31 have probe ends 41 that are engaged with columns of pads 280 and 282 of each conductor in conductor pattern 275 to permit a measurement of the component which is connected to the columns of vias 212 and 214. By connecting to each of the pads of the columns 280 and 282, the value of each of the circuit components may be measured. Other probes connect to the columns of vias 204, 205, and 212 and 214 to make the same measurements.
  • Thus, for a given probe type, the in-circuit testability is determined from measuring the values of these known components which will apply to the top surface of the circuit board. Further, a similar test is conducted by using a different probe type [0029] 41, having instead of a tapered probe end, a crown shaped probe end suitable for connecting to the pins 202 of the connector 201. Thus, it is possible to verify measurements which have been made by each of the probe types connected across the individual components. The testing unit 1 may include different probe types for each quadrant. Thus, while quadrant 1 may be measured with a probe which is adapted for connection to the pads of columns 280 and 282, the quadrant II may have probes connected only to the pins of connector 201.
  • Still other probe types may be used to evaluate the circuit assembly processes in quadrants III and IV, which bear the same circuit conductor pattern and connected components. [0030]
  • Thus, by using the tester configuration of FIG. 1, it is possible to determine the effects of in-circuit testability on a test coupon, before actually using a given manufacturing process for deliverable products. The in-circuit testability will provide an indication as to whether or not there is a high resistance connection being made to the test coupon, or whether or not an open circuit may be present as the result of a manufacturing defect. [0031]
  • The foregoing description of the invention illustrates and describes the present invention. Additionally, the disclosure shows and describes only the preferred embodiments of the invention, but as aforementioned, it is to be understood that the invention is capable of use in various other combinations, modifications, and environments and is capable of changes or modifications within the scope of the inventive concept as expressed herein, commensurate with the above teachings, and/or the skill or knowledge of the relevant art. The embodiments described hereinabove are further intended to explain best modes known of practicing the invention and to enable others skilled in the art to utilize the invention in such, or other, embodiments and with the various modifications required by the particular applications or uses of the invention. Accordingly, the description is not intended to limit the invention to the form disclosed herein. Also, it is intended that the appended claims be construed to include alternative embodiments. [0032]

Claims (7)

What is claimed is:
1. A test coupon for measuring the effects of solder processes on in circuit testability comprising:
multiple circuit patterns on a circuit board, each of said circuit patterns including conductors which terminate on one end on a connector, and extend on another end thereof to at least one via and at least one circuit pad, permitting electrical measurements to be made between said pins, vias, and circuit pads.
2. The test coupon according to
claim 1
further comprising:
components connected between said circuit pads of one conductor to circuit pads of another conductor.
3. The test coupon according to
claim 1
further comprising:
circuit components mounted on an opposite side of said circuit board as said circuit pattern, said circuit components being connected to said circuit patterns by said vias.
4. A test coupon for measuring the effects of solder processes on circuit testability comprising:
a circuit pattern on one side of a circuit board having a plurality of pads and vias;
a plurality of circuit pads on an opposite surface of said circuit board for supporting solder connections on a plurality of different circuit component types, said circuit pads being connected to said circuit pattern by said vias; and
a connector mounted on said opposite surface, having pins extending through said board to said one side, said connector pins being connected to said circuit pattern.
5. The test coupon according to
claim 4
wherein said connector pins are wave soldered to conductors of said circuit pattern.
6. The test coupon according to
claim 4
further comprising components of the same type having different values connected to a pair of circuit pads which are connected to conductors of said circuit pattern.
7. The test coupon according to
claim 6
wherein said pairs of circuit pads are connected to said conductors of said circuit pattern by a plurality of vias.
US09/034,404 1998-03-04 1998-03-04 Apparatus and method for evaluating printed circuit board assembly manufacturing processes Expired - Fee Related US6326797B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/034,404 US6326797B2 (en) 1998-03-04 1998-03-04 Apparatus and method for evaluating printed circuit board assembly manufacturing processes

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/034,404 US6326797B2 (en) 1998-03-04 1998-03-04 Apparatus and method for evaluating printed circuit board assembly manufacturing processes

Publications (2)

Publication Number Publication Date
US20010013786A1 true US20010013786A1 (en) 2001-08-16
US6326797B2 US6326797B2 (en) 2001-12-04

Family

ID=21876176

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/034,404 Expired - Fee Related US6326797B2 (en) 1998-03-04 1998-03-04 Apparatus and method for evaluating printed circuit board assembly manufacturing processes

Country Status (1)

Country Link
US (1) US6326797B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107247186A (en) * 2017-06-15 2017-10-13 加宏科技(无锡)有限公司 A kind of resistance multi-point tester and its detection method
US20210389367A1 (en) * 2020-06-16 2021-12-16 Hewlett Packard Enterprise Development Lp SYSTEM AND METHOD FOR PERFORMING LOOPBACK TEST ON PCIe INTERFACE

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6651322B1 (en) * 2000-12-28 2003-11-25 Unisys Corporation Method of reworking a multilayer printed circuit board assembly
US6664778B2 (en) * 2001-05-22 2003-12-16 Agilent Technologies, Inc. Circuit board coupon tester
US7339368B2 (en) * 2004-07-21 2008-03-04 Intel Corporation Methods and apparatus for testing circuit boards
US20090132977A1 (en) * 2007-11-21 2009-05-21 Inventec Corporation Method of establishing coupon bar
US8242784B2 (en) 2009-12-07 2012-08-14 International Business Machines Corporation Qualifying circuit board materials
US9354270B2 (en) 2014-06-13 2016-05-31 Oracle International Corporation Step drill test structure of layer depth sensing on printed circuit board

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4443756A (en) * 1980-11-25 1984-04-17 Lightbody James D Apparatus and method for testing circuit boards
US4573009A (en) * 1983-12-07 1986-02-25 Zehntel, Inc. Printed circuit board test fixture with flexion means for providing registration between the test probes and the circuit board
US5180440A (en) * 1988-11-23 1993-01-19 Pace Incorporated Printed circuit thermocouple arrangements for personnel training and equipment evaluation purposes
FR2660072B1 (en) 1990-03-21 1992-07-24 Int Market Dev PRINTED CIRCUIT TEST APPARATUS.
US5574382A (en) 1991-09-17 1996-11-12 Japan Synthetic Rubber Co., Ltd. Inspection electrode unit for printed wiring board
US5256975A (en) 1992-06-01 1993-10-26 Digital Equipment Corporation Manually-operated continuity/shorts test probe for bare interconnection packages
DE9314259U1 (en) * 1992-09-29 1994-02-10 Tektronix, Inc., Wilsonville, Oreg. Probe adapter for electronic components
US5564183A (en) 1992-09-30 1996-10-15 Matsushita Electric Industrial Co., Ltd. Producing system of printed circuit board and method therefor
JP2783093B2 (en) 1992-10-21 1998-08-06 日本電気株式会社 Printed wiring board
GB2278965B (en) 1993-06-07 1997-08-27 Centalic Tech Dev Ltd Testing Apparatus
US5511306A (en) * 1994-04-05 1996-04-30 Compaq Computer Corporation Masking of circuit board vias to reduce heat-induced board and chip carrier package warp during wavesolder process
US5509598A (en) * 1994-05-31 1996-04-23 The Boc Group, Inc. Wave soldering apparatus and process

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107247186A (en) * 2017-06-15 2017-10-13 加宏科技(无锡)有限公司 A kind of resistance multi-point tester and its detection method
US20210389367A1 (en) * 2020-06-16 2021-12-16 Hewlett Packard Enterprise Development Lp SYSTEM AND METHOD FOR PERFORMING LOOPBACK TEST ON PCIe INTERFACE
US11493549B2 (en) * 2020-06-16 2022-11-08 Hewlett Packard Enterprise Development Lp System and method for performing loopback test on PCIe interface

Also Published As

Publication number Publication date
US6326797B2 (en) 2001-12-04

Similar Documents

Publication Publication Date Title
JPH04309875A (en) In-circuit tester
US6326797B2 (en) Apparatus and method for evaluating printed circuit board assembly manufacturing processes
JP3327534B2 (en) Substrate inspection device, substrate manufacturing method, and substrate with bump
CN212749137U (en) Test apparatus with configurable probe fixture
US4290015A (en) Electrical validator for a printed circuit board test fixture and a method of validation thereof
KR100277728B1 (en) Printed Circuit Board Inspection Device
US5966020A (en) Method and apparatus for facilitating detection of solder opens of SMT components
US6664794B1 (en) Apparatus and method for evaluating the surface insulation resistance of electronic assembly manufacture
US6040530A (en) Versatile printed circuit board for testing processing reliability
US5823818A (en) Test probe for computer circuit board test fixture
US5198778A (en) Method for inspecting printed circuit boards with through-holes
JPS62269075A (en) Apparatus for inspecting printed circuit board
JPH07104026A (en) Soldering failure detecting method for mounting part
JPH06174786A (en) Burn-in board
US20030197514A1 (en) System and method for testing a printed circuit board by employing a ceramic substrate with micro-probes formed on the ceramic substrate
US5266904A (en) Printed circuit board with through-holes including a test land having two current measuring lands and two resistance measuring lands
JPH06260799A (en) Circuit board inspecting method, and circuit board
JP2591453B2 (en) Burn-in board inspection apparatus and burn-in board inspection method
JPH10190181A (en) Printed board and its inspecting method
GB2215064A (en) Testing printed circuit boards
KR19990081438A (en) Burn-in test board for integrated circuit devices
JP2575640Y2 (en) Semiconductor device inspection equipment
JPH0340940B2 (en)
JPH01297563A (en) Method and device for measuring through-hole resistance of printed board
KR200265959Y1 (en) Power connector of jig for tester

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CAGGIANO, RAY J.;FURR, BOYD H.;HATLEY, JEFF A.;AND OTHERS;REEL/FRAME:009247/0378;SIGNING DATES FROM 19980414 TO 19980422

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20091204