US20010009380A1 - Tightly controlled output level CMOS-PECL driver - Google Patents
Tightly controlled output level CMOS-PECL driver Download PDFInfo
- Publication number
- US20010009380A1 US20010009380A1 US09/795,906 US79590601A US2001009380A1 US 20010009380 A1 US20010009380 A1 US 20010009380A1 US 79590601 A US79590601 A US 79590601A US 2001009380 A1 US2001009380 A1 US 2001009380A1
- Authority
- US
- United States
- Prior art keywords
- output
- output signals
- circuit
- signals
- operating condition
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000001419 dependent effect Effects 0.000 claims abstract description 25
- 238000001514 detection method Methods 0.000 claims abstract description 18
- 230000005540 biological transmission Effects 0.000 claims abstract description 5
- 238000000034 method Methods 0.000 claims description 11
- 238000010586 diagram Methods 0.000 description 11
- 239000000872 buffer Substances 0.000 description 6
- 230000000295 complement effect Effects 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 230000000644 propagated effect Effects 0.000 description 3
- 238000013459 approach Methods 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 238000006731 degradation reaction Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00369—Modifications for compensating variations of temperature, supply voltage or other physical parameters
- H03K19/00384—Modifications for compensating variations of temperature, supply voltage or other physical parameters in field effect transistor circuits
Abstract
A driver circuit is provided comprising a detection circuit, configured to sense a plurality of different variable operating condition signals, and in accordance therewith, provide a plurality of operating condition dependent output signals; a selection circuit, having a plurality of output signals, configured to receive said plurality of operating condition dependent output signals, and in accordance therewith, discretely enable, during a non-transmission state, an N number of enabled output signals; and an output circuit, having a plurality of identical segmented output modules, each of the output modules associated with a respective one of the plurality of output signals and configured to provide a respective output driving signal, wherein the output modules associated with the N number of enabled output signals each provide the output driving signal.
Description
- The present invention relates to Complementary Metal Oxide Semiconductor-Positive Emitter Coupled Logic (CMOS-PECL) drivers.
- Today's computer networks handle an ever-increasing amount of data. Fast Ethernet transmits and receives packets at rates of at least 100 Mbps., and other technologies such as asynchronous transfer mode (ATM) also require high data rates.
- Very high speed applications traditionally use current-switching technologies known as emitter-coupled logic (ECL) gates and drivers.
- CMOS typically operates with a power supply of 5V or 3.3V, but ECL traditionally operates with a negative power supply. Thus, standard ECL levels are not generally compatible with CMOS. A positive-voltage-shifted ECL, known as pseudo-ECL (PECL), has been used for CMOS chips using ECL-type current drivers.
- ECL current drivers are often used to drive differential signals. Using a pair of signals rather than just one signal reduces sensitivity to noise and interference, since interference usually affects both signals equally, while not affecting the voltage difference between the two signals, nor the difference in current driven to each signal.
- FIGS. 1 and 2 show conventional application circuits of a CMOS-PECL driver. Specifically, FIG. 1 is a schematic representation of a
PECL output circuit 1 connecting with a 50Ω termination resistor 2. - The output DC levels of the circuit of FIG. 1, VOL and VOH, are functions of source voltage, VDD, electron mobility, μp, threshold voltage, VT and temperature. Estimations from quick calculations show that the variations of both VOL and VOH are roughly equivalent to about ±600 mV. Variations on VDD account for about 60% of the output voltage variation and the other 40% is contributed from variations of manufacturing process specifications and temperature.
- Therefore, there is a need to develop a new CMOS-PECL driver that delivers a tightly controlled output level under different operating conditions and over wide-tolerance manufacturing process specifications.
- FIG. 3 is a detailed circuit diagram of the CMOS-
PECL driver circuit 1. Referring to FIG. 3, the output of aphase splitter circuit 4 is connected to a plurality ofNAND gates 20, a plurality of inverters 21 a-c, and a plurality ofFETs 22 a,b. For ease of illustration, only oneNAND gate 20, and one of each set of inverters 21 a-c is shown. However, as illustrated in FIG. 3, thenotation 10× denotes a set of 10 components of each selected minimum unit value type, and thenotation 2× denotes a set of 2 components of the selected minimum value type. That is, the 2× and 10× notations in FIG. 3 are placed there to indicate the relative size of each device that can be referenced to a minimum unit device. - Therefore, in the conventional output structure, a two-
input NAND gate 20 receives as its inputs, input signals A and EN. NANDgate 20 is connected in series with afirst inverter 21 a which is connected in series with asecond inverter 21 b to form a buffer. The output of thesecond inverter 21 b is provided to the gate terminal of FET 22 a. The source terminal ofFET 22 a is connected with voltage source VDD. - Inverter21 c receives as its input, signal EN. The output of the inverter 21 c is provided to the gate terminal of FET 22 b. The source terminal of
FET 22 b is connected with voltage source VDD. The drain terminals ofFETs 22 a,b are connected together, which provide output signal Z. - However, these conventional CMOS-PECL drivers fail to deliver a tightly controlled output level under different operating conditions and over wide-tolerance manufacturing process specifications.
- Most of the known conventional circuits which attempt a solution to this problem are of the analog, feedback type. These circuits monitor and/or sense either PECL driver outputs or a dummy replica input/output (I/O) structure and then compare them with either internal and/or external preset reference voltages VOL and VOH, and generate bias voltages for the actual I/O structures.
- The present invention solves the problem of providing a CMOS-PECL driver that delivers a tightly controlled output level under different operating conditions and over wide-tolerance manufacturing specifications by a digital, feed-forward circuit.
- The circuit is comprised of a VDD potential detection circuit and a combined process and temperature detection circuit. Additionally, the circuit comprises an encoder circuit and an enabler and decoder circuits as well as a segmented output circuit.
- The output circuit is segmented into identical modules while implementing a power scheme that is used to shut down inactive comparators that are employed in low power DC application flash ADCs.
- Briefly, the circuit generates VDD and process-plus-temperature dependent signals and digitally encodes the control signals from 2n to N lines to reduce wiring complexity. These encoded lines may be shared with other on-chip PECL drivers. An enabling technique updates control signals only during the TX OFF (transmission off) state to avoid causing jitters and/or corruptions with transmitting signals. The N lines are then locally decoded back to the 2n lines for controlling PECL output structure modules.
- FIG. 2 is a circuit diagram of ½ of the gate-level schematic of a conventional CMOS-PECL driver.
- FIG. 3 is a detailed gate-level diagram of the CMOS-PECL application circuit of FIG. 1.
- FIG. 4 is a schematic drawing of a CMOS-PECL circuit according to the present invention.
- FIG. 5A is a circuit diagram of the detection circuit module for sensing the process-plus-temperature variance for use by the CMOS-PECL circuit of FIG. 4.
- FIG. 5B is a circuit diagram of the detection circuit module for sensing the VDD variance for use by the CMOS-PECL circuit of FIG. 4.
- FIG. 6A is a circuit diagram of the VDD dependent signal generator utilized in the detection circuit module of FIGS. 5A and 5B.
- FIG. 6B is a circuit diagram of the process-plus-temperature dependent signal generator utilized in the detection circuit module of FIGS. 5A and 5B.
- FIG. 7 is a circuit diagram of the selection circuit module of the CMOS-PECL circuit of FIG. 4.
- FIG. 8 is a circuit diagram of the segmented output structure characteristic of the segmented output modules of the CMOS-PECL circuit of FIG. 4.
- FIG. 9 is a representation of a circuit capable of selectively powering down inactive comparators in the detection circuit module of FIGS. 5A and 5B.
- The present invention provides a novel CMOS-PECL driver circuit that can deliver a tightly controlled output level under different operating conditions and over wide-tolerance manufacturing process specifications.
- FIG. 4 shows a CMOS-
PECL circuit 40 according to the present invention. Thecircuit 40 of FIG. 4 comprises adetection circuit module 41, anencoder 42, aselection circuit 43, adecoder 44, a plurality of segmentedoutput structure modules 45 a,b, and aphase splitter 46. Thecircuit 40 receives two inputs, signal A and signal EN, and generates two output signals, signal Z and signal ZN. - Briefly, the
detection circuit module 41 is connected in series with theencoder 42 through an 8line bus 47. Theencoder 42 has a 2n:N encoding ratio, and is shown for representative purposes in FIG. 4 to be two 4:2 encoders, one independently for VDD coding and another for process and temperature coding. However, these digital control lines can be combined into one big 8-bit bus 47, and then encode them by use of a 2n:N coding ratio, reducing the number of lines of the 8-bit bus 47 to a 3-bit bus 47. - The
encoder 42 is serially connected with theselection circuit 43 which receives, as one of its inputs, the resultant encoded signals from theencoder 42 and is capable of selectively enabling N number of the segmentedoutput structure modules 45 a,b. Theselection circuit 43 also receives input signal EN which is utilized to selectively enable the N number ofsegmented structure modules 45 a,b. - The
decoder 44 is connected in series with theselection circuit 43 through thebus 47. Thedecoder 44 has an N:2n decoding ratio, and is shown for representative purposes in FIG. 4 to be two 2:4 decoders, increasing the number of lines of thebus 47 from 4 to 8. - The 8 lines of the
bus 47 are received as inputs by each of the segmentedoutput structure modules 45 a,b, which also receives, as one of its inputs, signal EN. The segmentedoutput structure modules 45 a,b also receive an additional input signal from the output of thephase splitter 46. - The
phase splitter 46 receives input signal A, and generates an output signal Y and a complementary output signal YZ. Each segmentedoutput structure module 45 receives complementary signals from thephase splitter 46. For example, segmentedoutput structure module 45 a receives input signal Y and segmentedoutput structure module 45 b receives complementary input signal YZ. - Each segmented
output structure module 45 a,b generates complementary output signal Z and signal ZN, in accordance with the input frombus 47. For example, in accordance with the input frombus 47, segmentedoutput structure module 45 a will generate output signal Z and in accordance with the input frombus 47, segmentedoutput structure module 45 b will generate output signal ZN. - Therefore, by observing the VDD potential and detecting deviations of process and variations of on-chip temperature information via simple low power flash ADCs (characteristic of the comparators of the detection circuit 41) and then converting these signals into digital control signals and encoding/decoding said signals to reduce wire complexity (by means of
encoder 42 and decoder 44), these signals can be enabled during non-transmission periods (by way of the selection circuit 43) to discretely select the correct number ofsegmented output modules 45 a,b for driving an output load (not shown). - FIG. 5A shows a circuit representation of the
detection circuit component 41 of FIG. 4 for sensing the process-plus-temperature variance. Thecircuit 41 of FIG. 5A comprises a plurality of parallel connected comparators 50 a-d each connected in series with a respective one of a plurality of inverter buffers 51 a-d. - Each of the comparators50 a-d is provided with a respective specific reference voltage input VREF5-VREF 8 and a process-plus-temperature signal PROC&TEMP_DEP and generates an output signal OUT.
- The output signal OUT of each comparator50 a-d is then propagated through the respective inverter buffer 51 a-d which provide respective resultant control signals CTRL0-CTRL3.
- FIG. 5B shows a circuit representation of the
detection circuit component 41 of FIG. 4 for sensing the variation of VDD. Thecircuit 41 of FIG. 5B comprises a plurality of parallel connected comparators 50 e-h each connected in series with a respective one of a plurality of inverter buffers 51 e-h. - Each of the comparators50 e-h is provided with a respective specific reference voltage input VREF1-VREF4 and a VDD dependent signal VDD—DEP and generates an output signal OUT.
- The output signal OUT of each comparator50 e-h is then propagated through the respective inverter buffer 51 e-h which provide respective resultant control signals CTRL4-CTRL7.
- FIGS. 6A and 6B illustrate the VDD signal generator 60 (FIG. 6A) and process-plus-temperature signal generator 61 (FIG. 6B) utilized by the
detection circuit component 41 of FIG. 4. - Referring now to FIG. 6A, the VDD signal generator 60 is comprised of four telescopically connected series field effect transistors (FETs) 62 a-d. Each of the transistors 62 a-d has its drain terminal connected with its gate terminal, thus behaving as a diode. Further, each successive transistor 62 a-d in the telescopic connection has its drain terminal connected with the source terminal of an adjacent transistor 62 a-d. For example, the drain terminal of
transistor 62 d is connected with the source terminal oftransistor 62 c. Likewise, the drain terminal oftransistor 62 c is connected with the source terminal oftransistor 62 b. Also, the drain terminal oftransistor 62 b is connected with the source terminal oftransistor 62 a. Each of the source terminal oftransistor 62 d and the drain terminal oftransistor 62 a is connected with voltage source VDD. The output signal VDD—DEP is provided from the source-drain connection betweentransistors 62 c,d. - Referring now to FIG. 6B, the process-plus-temperature signal generator61 comprises two current sources (referenced as dashed
boxes 63 a,b) and an amplifier (referenced as dashed box 64). Thus, the PROC&TEMP_DEP signal is generated as the output ofamplifier 64. - FIG. 7 is a simple schematic diagram of the
selection circuit component 43 of the CMOS-PECL driver circuit 40. Theselection circuit component 43 comprises a plurality of D-flip-flops 70 connected to a respective plurality of two-input NORgates 71. - Each D-flip-
flop 70 receives an input ENZ, which is an enable signal, and a respective input IN_M (where m is the number of D-flip-flops 70 in the selection circuit 43). Thus, depending upon the input signals ENZ and IN_M, the D-flip-flops 70 generate an output signal QN, which is one of the two inputs to NORgates 71. Each NORgate 71 receives, as its other input, the enable signal ENZ. Depending upon these inputs, each NORgate 71 generates the respective output signals OUT_M (where m is the number of NORgates 71 in the selection circuit 43). The new control signals are allowed to pass only when the ENZ signal is set LOW (non-transmission state). - FIG. 8 is a circuit diagram of the segmented
output structure component 45 of the CMOS-PECL driver circuit 40. In order to appreciate thesegmented output structure 45 of FIG. 8, reference will first be made to FIG. 2, which illustrates the conventional output structure. - Referring to FIG. 2, the conventional output structure comprises a plurality of
NAND gates 20, a plurality of inverters 21 a-c, and a plurality ofFETs 22 a,b. For ease of illustration, only oneNAND gate 20, and one of each set of inverters 21 a-c are shown. However, as illustrated in FIG. 3, thenotations 2× and 10× are there to indicate the relative size of each device that can be referenced to a minimum unit device. - Therefore, in the conventional output structure, a two-
input NAND gate 20 receives as its inputs, input signals A andC. NAND gate 20 is connected in series with afirst inverter 21 a which is connected in series with asecond inverter 21 b to form a buffer. The output of thesecond inverter 21 b is provided to the gate terminal ofFET 22 a. The source terminal ofFET 22 a is connected with voltage source VDD. - Inverter21 c receives as its input, signal C. The output of the inverter 21 c is provided to the gate terminal of
FET 22 b. The source terminal ofFET 22 b is connected with voltage source VDD. The drain terminals ofFETs 22 a,b are connected together, which provide output signal Z. - With the understanding of the conventional output structure, the novel segmented output structure is shown in FIG. 8.
- Referring now to FIG. 8, the 1× and 4× notations are placed to indicate the relative size of each device that can be referenced to a minimum unit device. For example, a big structure is naturally comprised of many small segmented structures. Thus, minimum signal degradation is caused by segmenting these units. Thus, the 0.2× and 0.8× references are to help illustrate the segmenting concept described herein.
- The segmented
output structure component 45 comprises a plurality of two-input NAND gates 80 a-d, a plurality of inverter pairs 81 a-d, another plurality of inverters 82 a-d and a plurality of FET pairs 83 a-d,a′-d′. It should be noted that although the description is limited to a certain number of components, in practice, any number of components can be used. - The first of the two-
input NAND gates 80 a receives as its inputs, input signals A and CO.NAND gate 80 a generates an output signal in response to these inputs which is provided throughinverter pair 81 a to the gate terminal ofFET 83 a. - Input signal CO is also provided to inverter82 a which provides its output to the gate terminal of
FET 83 a′. - Likewise, the second of the two-
input NAND gates 80 b receives as its inputs, input signals A and C1.NAND gate 80 b generates an output signal in response to these inputs which is provided throughinverter pair 81 b to the gate terminal ofFET 83 b. - Input signal C1 is also provided to
inverter 83 b which provides its output to the gate terminal ofFET 83 b′. - The third of the two-input NAND gates80 c receives as its inputs, input signals A and C2. NAND gate 80 c generates an output signal in response to these inputs which is provided through inverter pair 81 c to the gate terminal of
FET 83 c. - Input signal C2 is also provided to
inverter 83 c which provides its output to the gate terminal ofFET 83 c′. - Additionally, the nth of the two-
input NAND gates 80 d receives as its inputs, input signal A and Cn (where n is one less than the number of NAND gates 80 in the segmented structure). Thus,NAND gate 80 d generates an output signal in response to these inputs which is provided throughinverter pair 81 d to the gate terminal ofFET 83 d. - Input signal Cn is also provided to
inverter 83 d which provides its output to the gate terminal ofFET 83 d′. - Each of the source terminals of FETs83 a-d,a′-d′ are connected to voltage source VDD. Additionally, each of the drain terminals of FETs 83 a-d,a′-d′ are connected together and provide the output signal Z.
- The signals C0-Cn in FIG. 8 also serve as enable signals in this case, since the inverted output signals Qn of the flip-
flops 70 in FIG. 7 are NOR'ed with the enable signal ENZ through NORgates 71 to provide signals OUT_O-OUTm to thesegmented output circuit 45 in FIG. 8 as respective input signals C0-Cn. Thus, NORgates 71 can be moved from the enablingcircuit 43 of FIG. 7 to thesegmented output circuit 45 of FIG. 8 without disrupting signals C0-Cn. - FIG. 9 shows a
circuit 90 that is capable of implementing a novel power-saving scheme for powering down the inactive comparators 50 of thedetection circuit 41 of the CMOS-PECL driver. - The
circuit 90 shown in FIG. 9 comprises a three-input NORgate 91, a plurality of inverters 92 a-d, acomparator 93, a twoinput NAND gate 94, a plurality of two-input NOR gates 95, and twoFETs 96 a,b. - The three-input NOR
gate 91 receives as its inputs, input signal PWD, signal PWD0 and signal PWD1. In response to these inputs, the NORgate 91 generates an output which is provided through aninverter 92 a to the voltage source terminal of thecomparator 93. - The
comparator 93 receives as its inputs, input signal INN and INP and generates a resultant output signal OUT. The potential of output signal OUT can be effectively controlled byFETs 96 a,b. - For example, the gate terminal of
FET 96 a receives an input that is dependent from the output of three serially connected two-input NOR gates 95 a-c. The first NORgate 95 a receives as its inputs, input signal PWD1 and signal PWD and generates an output, which is received as an input to NORgate 95 b. NORgate 95 b also receives input signal PWD0 and generates an output signal which is received as an input by NOR gate 95 c. NOR gate 95 c also receives input signal PWD and generates the output signal which is provided to the gate terminal ofFET 96 a. - Similarly, the gate terminal of
FET 96 b receives an input that is dependent from the output of the NOR gate-NAND gate-inverter series connection (NORgate 95 a,NAND gate 94 andinverter 92 b).NAND gate 94 receives as one of its inputs, the output from NORgate 95 a. The other input received byNAND gate 94 is input signal PWD0. In response to these inputs,NAND gate 94 provides an output throughinverter 92 b to the gate terminal ofFET 96 b. - Thus, depending upon the gate terminals of
FETs 96 a,b, the transistors can be switched on and raise or sink the output signal potential OUT, which is then propagated through a pair of inverters 92 c,d. - Thus, if the current active comparator output is sensed as an output logic level HIGH (VOH), than the outputs of the comparators having input reference voltages less than that of the input reference voltage of the active comparator will also have an output logic level HIGH (VOH). Therefore, the logic level HIGH of the active comparator can be utilized to power down the adjacent comparators that have an input reference voltage at least one unit reference voltage below the reference voltage of the active comparator, and the output can be set to a logic level HIGH. This powering down scheme has a trickle effect which powers down all the comparators having a unit reference voltage at least one unit reference voltage below the reference voltage of the active comparator utilizing the logic shown in FIG. 9.
- Likewise, the adjacent comparators that have an input reference voltage greater than that of the reference voltage of the active comparator will have an output logic level LOW (VOL). Therefore, the logic level HIGH of the active comparator can be utilized to power down the adjacent comparators that have an input reference voltage at least one unit reference voltage above the reference voltage of the active comparator, and the output can be set to a logic level LOW. This powering down scheme has a trickle effect which powers down all the comparators having a unit reference voltage at least one unit reference voltage above the reference voltage of the active comparator utilizing the logic shown in FIG. 9. As a result, all the comparators in the
detection circuit 41 will be effectively powered down utilizing thecircuit 90 shown in FIG. 9. - According to the present invention, the detecting
circuits 41 are not required to be located next to the PECL driver. Also, changes in the output structure are minimal compared to those of other approaches. As a result, no AC performance degradation will be noticed. - Additionally, due to the digital signal conditions, no switching noise and/or cross talk from nearby switching signals are of concern regarding the control signals which would otherwise be the case using an analog reference bias control approach. In addition, the novel scheme for power saving is designed to address the additional power requirements for sensing circuits.
- The foregoing description of the invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. For example, the invention can be practiced with NFET output structures, or both PFET and NFET output structures. Thus, it is intended that the scope of this invention not be limited by its description, but by its claims which are appended hereto.
Claims (13)
1. A driver circuit, comprising:
a detection circuit, configured to sense a plurality of different variable operating condition signals, and in accordance therewith, provide a plurality of operating condition dependent output signals;
a selection circuit, having a plurality of output signals, configured to receive said plurality of operating condition dependent output signals, and in accordance therewith, provide an N number of enabled signals; and
an output circuit, having a plurality of identical segmented output modules, each of said output modules associated with a respective one of said N number of enabled signals and configured to provide a respective output driving signal, wherein said output modules receive said operating condition dependent output signals.
2. The driver circuit of , wherein said segmented output modules comprises NFET output structures.
claim 1
3. The driver circuit of , wherein said segmented output modules comprises both NFET and PFET output structures.
claim 1
4. The driver circuit of , further comprising:
claim 1
an encoder circuit, configured to receive said plurality of operating condition dependent output signals, and in accordance therewith, perform an encoding process on said plurality of operating condition dependent output signals to yield a reduced ratio of a shared plurality of operating condition dependent output signals; and
a decoding circuit, configured to receive said reduced ratio of a shared plurality of operating condition dependent output signals, and in accordance therewith, perform a decoding process on said reduced ratio of a shared plurality of operating condition dependent output signals to yield an increased ratio of a plurality of increased output signals.
5. The driver circuit of , wherein said increased ratio is equal to the inverse of said reduced ratio.
claim 4
6. The driver circuit of , wherein said reduced ratio is 2n:N and said increased ratio is N:2n.
claim 5
7. A driver circuit, comprising:
a detection circuit, configured to sense a plurality of different variable operating conditions, and in accordance therewith, provide a plurality of operating condition dependent output signals;
an encoder circuit, configured to receive said plurality of operating condition dependent output signals, and in accordance therewith, perform an encoding process on said plurality of operating condition dependent output signals to yield a shared plurality of operating condition dependent output signals;
a selection circuit, having a plurality of output signals, configured to receive said shared plurality of operating condition dependent output signals, and in accordance therewith, provide a plurality of enabled signals;
a decoding circuit, configured to receive said plurality of output signals, and in accordance therewith, perform a decoding process on said plurality of output signals to yield a plurality of increased output signals; and
an output circuit, having a plurality of identical segmented output modules, each of said output modules associated with a respective one of said plurality of enabled signals and configured to provide a respective output driving signal, wherein said output modules receive said plurality of increased output signals.
8. The driver circuit as in , wherein said plurality of enabled signals are provided during a non-transmission state.
claim 7
9. The driver circuit of , wherein said output modules comprises NFET output structures.
claim 7
10. The driver circuit of , wherein said output modules comprises both NFET and JFET output structures.
claim 7
11. A power saving method for a segmented output circuit, comprising the steps of:
(a) sensing an active circuit element output voltage;
(b) determining a respective input reference voltage of each adjacent circuit element;
(c) comparing said respective input reference voltage of each adjacent circuit element with an active circuit element reference voltage;
(d) selectively powering down each adjacent circuit element of a first group having said respective input reference voltages at least one unit reference voltage less than said active circuit element reference voltage, if said active circuit element output voltage is a HIGH voltage level, and providing a respective output voltage of each of said adjacent circuit elements of said first group equal to said active circuit element output voltage; and
(e) selectively powering down each adjacent circuit element of a second group having said respective input reference voltages at least one unit reference voltage greater than said active circuit element reference voltage, if said active circuit element output voltage is a LOW voltage level, and providing a respective output voltage of each of said adjacent circuit elements of said second group equal to said active circuit element output voltage.
12. A method of operating a driver circuit, comprising the steps of:
detecting a plurality of different variable operating conditions and generating a plurality of operating condition dependent output signals in response;
selecting an N number of enabled output signals in response to said plurality of operating condition dependent output signals and providing a plurality of output signals; and
providing an output driving signal in response to said enabled output signals and said plurality of output signals.
13. The method of , further comprising:
claim 12
encoding said plurality of operating condition dependent output signals to yield a shared plurality of operating condition dependent output signals; and
decoding said plurality of output signals to yield a plurality of increased output signals.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/795,906 US20010009380A1 (en) | 1999-05-13 | 2001-02-27 | Tightly controlled output level CMOS-PECL driver |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/311,178 US6232803B1 (en) | 1999-05-13 | 1999-05-13 | Tightly controlled output level CMOS-PECL driver |
US09/795,906 US20010009380A1 (en) | 1999-05-13 | 2001-02-27 | Tightly controlled output level CMOS-PECL driver |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/311,178 Continuation US6232803B1 (en) | 1999-05-13 | 1999-05-13 | Tightly controlled output level CMOS-PECL driver |
Publications (1)
Publication Number | Publication Date |
---|---|
US20010009380A1 true US20010009380A1 (en) | 2001-07-26 |
Family
ID=23205754
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/311,178 Expired - Fee Related US6232803B1 (en) | 1999-05-13 | 1999-05-13 | Tightly controlled output level CMOS-PECL driver |
US09/795,906 Abandoned US20010009380A1 (en) | 1999-05-13 | 2001-02-27 | Tightly controlled output level CMOS-PECL driver |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/311,178 Expired - Fee Related US6232803B1 (en) | 1999-05-13 | 1999-05-13 | Tightly controlled output level CMOS-PECL driver |
Country Status (2)
Country | Link |
---|---|
US (2) | US6232803B1 (en) |
JP (1) | JP2000357959A (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6522178B2 (en) * | 1999-04-22 | 2003-02-18 | International Rectifier Corporation | Controlling high side devices without using level shift switches |
US6476649B1 (en) * | 2000-11-17 | 2002-11-05 | International Business Machines Corporation | Driver output swing control using a mirror driver |
US7129750B2 (en) * | 2003-07-30 | 2006-10-31 | Stmicroelectronics Pvt. Ltd. | CMOS to PECL voltage level converter |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5506803A (en) * | 1992-04-01 | 1996-04-09 | Intel Corporation | Apparatus and method for minimizing verify time in a semiconductor memory by constantly charging n-well capacitance |
EP1978097A1 (en) * | 1993-07-20 | 2008-10-08 | The Regents of the University of California | Regulation of transcription factor, NF-IL6/LAP |
US5581209A (en) * | 1994-12-20 | 1996-12-03 | Sgs-Thomson Microelectronics, Inc. | Adjustable current source |
US5576656A (en) * | 1994-12-20 | 1996-11-19 | Sgs-Thomson Microelectronics, Inc. | Voltage regulator for an output driver with reduced output impedance |
US5525914A (en) * | 1995-01-23 | 1996-06-11 | International Business Machines Corporation | CMOS driver circuit |
-
1999
- 1999-05-13 US US09/311,178 patent/US6232803B1/en not_active Expired - Fee Related
-
2000
- 2000-05-12 JP JP2000140434A patent/JP2000357959A/en not_active Abandoned
-
2001
- 2001-02-27 US US09/795,906 patent/US20010009380A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
US6232803B1 (en) | 2001-05-15 |
JP2000357959A (en) | 2000-12-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3562725B2 (en) | Output buffer circuit and input / output buffer circuit | |
US6768368B2 (en) | Level shifter circuit and semiconductor device including the same | |
KR100312625B1 (en) | Driving circuit | |
JP4391528B2 (en) | Integrated transmitter | |
US6429716B1 (en) | Pre-buffer voltage level shifting circuit and method | |
US5440249A (en) | Voltage level translator circuit with cascoded output transistors | |
US20010002797A1 (en) | Logic gate | |
KR100630133B1 (en) | Current driver circuit | |
US7119600B2 (en) | Wide common mode high-speed differential receiver using thin and thick gate oxide MOSFETS in deep-submicron technology | |
US7902885B2 (en) | Compensated output buffer for improving slew control rate | |
EP1032132B1 (en) | An output buffer for a low voltage differential signaling receiver | |
US6127857A (en) | Output buffer or voltage hold for analog of multilevel processing | |
US6265931B1 (en) | Voltage reference source for an overvoltage-tolerant bus interface | |
US7068077B1 (en) | LVDS output driver having low supply voltage capability | |
EP0874462B1 (en) | Pull-up circuit and semiconductor device using the same | |
US6232803B1 (en) | Tightly controlled output level CMOS-PECL driver | |
US7336780B2 (en) | Differential signaling transmission circuit | |
US6091351A (en) | A/D converter and level shifter | |
JP2005536161A (en) | Low voltage modulation circuit for pass device | |
US6054875A (en) | Output buffer for a mixed voltage environment | |
US6388475B1 (en) | Voltage tolerant high drive pull-up driver for an I/O buffer | |
US20040004499A1 (en) | Semiconductor integrated circuit | |
JP2601223B2 (en) | Simultaneous bidirectional I / O buffer | |
US7474127B2 (en) | Signal converter | |
US6570409B2 (en) | Current steering logic circuits |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |