US20010007374A1 - Effective diffusion barrier process and device manufactured thereby - Google Patents
Effective diffusion barrier process and device manufactured thereby Download PDFInfo
- Publication number
- US20010007374A1 US20010007374A1 US09/785,106 US78510601A US2001007374A1 US 20010007374 A1 US20010007374 A1 US 20010007374A1 US 78510601 A US78510601 A US 78510601A US 2001007374 A1 US2001007374 A1 US 2001007374A1
- Authority
- US
- United States
- Prior art keywords
- tantalum
- film
- trench
- tantalum film
- filled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76855—After-treatment introducing at least one additional element into the layer
- H01L21/76856—After-treatment introducing at least one additional element into the layer by treatment in plasmas or gaseous environments, e.g. nitriding a refractory metal liner
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76805—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics the opening being a via or contact hole penetrating the underlying conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
Definitions
- This invention relates to semiconductor devices and more particularly to diffusion barriers for conductors.
- U.S. Pat. No. 5,714,418 of Bai et al. for “Diffusion Barrier for Electrical Interconnects in an Integrated Circuit” discloses a bi-layer barrier for a copper interconnect using titanium/tantalum (Ti/Ta) or tantalum nitride (TaN).
- This invention provides a Ta barrier layer and filling/stuffing process for a Cu interconnect process.
- tantalum (Ta) Before deposition of a copper interconnect conductor tantalum (Ta) is deposited. Next the initial tantalum film is filled, i.e. stuffed with an oxide and/or a nitride to form an enhanced tantalum (Ta) barrier layer by exposure to room temperature atmospheric air or exposure to a nitrous oxide (N 2 O) gas in a plasma to improve barrier properties. This improves the barrier properties of the tantalum (Ta) by the oxygen (O 2 ) gas or N 2 O to fill or stuff the grain boundaries of the tantalum metal film.
- the tantalum film can be filled with oxygen and/or nitrogen preferably at about 600° C. or in a plasma at a lower temperature of about 400° C.
- the filled tantalum film can be formed by exposure to a nitrous oxide (N 2 O) gas in a plasma at a temperature of about 400° C. Next, the filled tantalum film is coated with a redeposited tantalum layer. This simultaneously avoids degrading of the adhesion between the tantalum (Ta) the copper (Cu) layers which are added on top of the refilled tantalum layer.
- a nitrous oxide (N 2 O) gas in a plasma at a temperature of about 400° C.
- a method for forming a semiconductor device in which an electrically conductive substrate is covered with a dielectric layer by the following steps. Form a trench in the dielectric layer reaching down to expose a portion of the substrate, the trench having walls. The trench is precleaned prior to forming the tantalum film. Form a tantalum film superjacent to the dielectric layer including the walls and covering the portion of the substrate. Fill the tantalum film by oxidizing to form at least one of tantalum oxide and tantalum nitride forming a filled tantalum film. After filling the tantalum film a redeposited tantalum layer is formed superjacent to the filled tantalum film.
- the filled tantalum film is formed by exposing the tantalum to air under STP atmospheric conditions; or the filled tantalum film is formed by exposure to a nitrous oxide (N 2 O) gas in a plasma at a temperature of about 600° C.
- N 2 O nitrous oxide
- a semiconductor device has an electrically conductive substrate is covered with a dielectric layer with a trench formed therein reaching down to expose a portion of the substrate.
- the trench was precleaned prior to forming a tantalum film which is over the dielectric layer including the walls and covering the portion of the substrate.
- the tantalum film has grain boundaries filled with at least one of tantalum oxide and tantalum nitride forming a filled tantalum film.
- the trench is filled with a plated bulk copper layer over the copper seed film, and the device is planarized to expose the top surface of the dielectric layer, after removal of surplus portions of the filled tantalum film, the copper seed film, and the bulk copper layer.
- the filled tantalum film was exposed to air under STP atmospheric conditions or to a nitrous oxide (N 2 O) gas in a plasma at a temperature of about 600° C.
- FIGS. 1 A- 1 E show a sectional view of a portion of a semiconductor device in accordance with this invention being manufactured in accordance with this invention.
- FIG. 1A shows a sectional view of a portion of a semiconductor device 10 with a substrate 12 formed of a silicide of (Ta, W, Ti, etc.) or a metal layer. Above the substrate layer 12 , an InterLevel Dielectric (ILD) or Inter Metal Dielectric (IMD) dielectric layer 16 has been formed and a dual damascene trench 22 A including a space for a trench line 22 L and a contact hole 22 V (via hole) has been formed, preferably by etching with a photolithographically (with a photoresist mask which has been stripped away) in the top surface of the dielectric layer 16 .
- ILD InterLevel Dielectric
- IMD Inter Metal Dielectric
- the dual damascene trench 22 A extends down through trench line 22 L and contact hole 22 V until trench 22 A reaches down to the top surface of the substrate 12 of silicide or metal removing a modest amount of the surface of layer 12 in the process of forming the hole 22 A by etching or otherwise.
- FIG. 1B shows the device 10 of FIG. 1A after precleaning the device by Argon sputtering, followed by formation of a thin tantalum barrier film 20 , superjacent to device 10 forming a narrower and shallower trench 22 B by covering the surface of dielectric layer 16 , as well as the sidewalls of trench 22 A in FIG. 1A and the exposed surface of substrate 12 at the bottom of trench 22 A within the barrier layer 20 .
- Film 20 has a thickness from about 20 ⁇ to about 500 ⁇ and film 20 is deposited by a process such as PVD (Physical Vapor Deposition). Trench line 22 L and contact hole 22 V have been reduced by the thickness of film 20 to comprise trench line 22 LB and contact hole 22 VB.
- PVD Physical Vapor Deposition
- FIG. 1C shows the device 10 of FIG. 1B after exposure of the device 10 to air to cause oxygen gas (O 2 ) to fill, i.e. stuff, the tantalum film 20 in trench 22 B and elsewhere to form a stuffed/oxidized tantalum film 20 ′ lining the trench 22 C formed from trench 22 B.
- the stuffing occurs at STP (Room temperature and atmospheric pressure).
- the tantalum film 20 ′ is stuffed with oxygen and/or nitrogen preferably at about 600° C. or in a plasma at a lower temperature of about 400° C.
- the filled tantalum film can be formed by exposure to a nitrous oxide (N 2 O) gas in a plasma at a temperature of about 400° C.
- N 2 O nitrous oxide
- the grain boundaries or interstices in the tantalum film 20 ′ are filled with atoms of the stuffing oxygen which forms tantalum oxide which fills the grain boundaries/interstices of the tantalum metal lattice structure with tantalum oxide and additional tantalum oxide is formed on the surface of tantalum film 20 . Since the stuffed gas simply fills the interstices in the film 20 ′, the dimensions of the trench 22 C are substantially the same as the trench 22 B of FIG. 1B. See Sinke et al., Appl. Phys. Lett., Vol. 47, No. 5 (1985) p. 471 et seq. Trench line 22 LB and contact hole 22 VB have been replaced by the trench line 22 LC and contact hole 22 VC with the dimensions of the corresponding portions of trench hole 22 C.
- FIG. 1D shows the device 10 of FIG. 1C after trench 22 C has been filled with a redeposited tantalum layer 26 formed over stuffed tantalum film 20 ′ and a copper seed film 27 formed over the redeposited tantalum layer 26 which leaves a shallower and narrower trench 22 D when compared with trench 22 C in FIG. 1C.
- the redeposited tantalum layer 26 is formed to improve the adhesion/barrier functions of the stuffed tantalum film 20 ′.
- the copper seed film 27 is provided to enhance plating of copper in the next step shown in FIG. 1E.
- Trench line 22 LC and contact hole 22 VC have been reduced by the thickness of films 26 and 27 to comprise trench line 22 LD and contact hole 22 VD.
- Tantalum layer 26 has a thickness from about 20 ⁇ to about 500 ⁇ ; and tantalum layer 26 is deposited by a process such as PVD.
- Copper seed film 27 has a thickness from about 500 ⁇ to about 2,500 ⁇ and copper seed film 27 is deposited by a process such as CVD, LPCVD, PECVD, evaporation, or PVD.
- FIG. 1E shows the device 10 of FIG. 1D after a process of plating by ECD (ElectroChemical Deposition).
- the result of the plating step is overplating of the trench 22 D in FIG. 1D with copper layer 28 P.
- the seed film 27 has been merged with the bulk copper layer 28 P and is no longer shown in the drawings for that reason.
- the layer 28 P can be deposited by another process such as electroless plating, CVD or PVD (high temperature with reflow, as is done with a conventional hot-Al process.)
- FIG. 1F shows the device 10 of FIG. 1E after a process of CMP (Chemical Mechanical Polishing or Planarization) which smooths the surface of device 10 so that the copper layer 28 in the trench 22 D is flush with the surface of the ILD/IMD layer 16 as well as the layers 20 ′/ 26 after removal of the layer 28 P of FIG. 1E.
- CMP Chemical Mechanical Polishing or Planarization
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Plasma & Fusion (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
In forming a semiconductor device in which an electrically conductive substrate is covered with a dielectric layer by the following steps, form a trench with a trench line on top and a contact hole on the bottom in the dielectric layer with the overall trench reaching down to the substrate. Preclean the trench. Form a tantalum film over the dielectric layer including the trench walls, covering the exposed the substrate surface. Fill grain boundaries of the tantalum film with at least one of tantalum oxide and tantalum nitride forming a filled tantalum film. Form a redeposited tantalum layer above the filled tantalum film. Form a copper seed film above the redeposited tantalum film. Plate the device filling the trench with a plated bulk copper layer on the seed film. Planarize the device to expose the top surface of the dielectric layer, removing surplus portions of the filled tantalum film, the copper seed film, and the bulk copper layer. The filled tantalum film is formed by exposing the tantalum to air under STP atmospheric conditions or by exposure to a nitrous oxide (N2O) gas in a plasma at a temperature of about 400° C.
Description
- 1. Field of the Invention
- This invention relates to semiconductor devices and more particularly to diffusion barriers for conductors.
- 2. Description of Related Art
- U.S. Pat. No. 5,714,418 of Bai et al. for “Diffusion Barrier for Electrical Interconnects in an Integrated Circuit” discloses a bi-layer barrier for a copper interconnect using titanium/tantalum (Ti/Ta) or tantalum nitride (TaN).
- U.S. Pat. No.5,668,054 of Sun et al. for “Process for Fabricating Tantalum Nitride Diffusion Barrier for Copper Metallization” shows a tantalum nitride (TaN) diffusing barrier for a copper interconnect.
- U.S. Pat. No. 4,931,410 of Tokunaga et al. for “Process for Producing Semiconductor Integrated Circuit Device Having Copper Interconnections and/or Wirings, and Device Produced” shows a copper (Cu) wire interconnect process.
- U.S. Pat. No. 5,674,787 of Zhoa et al. for “Selective Electroless Copper Deposited Interconnect Plugs for ULSI Applications” mentions a tantalum barrier for a copper interconnect. See col.5.
- This invention provides a Ta barrier layer and filling/stuffing process for a Cu interconnect process.
- Before deposition of a copper interconnect conductor tantalum (Ta) is deposited. Next the initial tantalum film is filled, i.e. stuffed with an oxide and/or a nitride to form an enhanced tantalum (Ta) barrier layer by exposure to room temperature atmospheric air or exposure to a nitrous oxide (N2O) gas in a plasma to improve barrier properties. This improves the barrier properties of the tantalum (Ta) by the oxygen (O2) gas or N2O to fill or stuff the grain boundaries of the tantalum metal film. The tantalum film can be filled with oxygen and/or nitrogen preferably at about 600° C. or in a plasma at a lower temperature of about 400° C. The filled tantalum film can be formed by exposure to a nitrous oxide (N2O) gas in a plasma at a temperature of about 400° C. Next, the filled tantalum film is coated with a redeposited tantalum layer. This simultaneously avoids degrading of the adhesion between the tantalum (Ta) the copper (Cu) layers which are added on top of the refilled tantalum layer.
- In accordance with this invention, a method is provided for forming a semiconductor device in which an electrically conductive substrate is covered with a dielectric layer by the following steps. Form a trench in the dielectric layer reaching down to expose a portion of the substrate, the trench having walls. The trench is precleaned prior to forming the tantalum film. Form a tantalum film superjacent to the dielectric layer including the walls and covering the portion of the substrate. Fill the tantalum film by oxidizing to form at least one of tantalum oxide and tantalum nitride forming a filled tantalum film. After filling the tantalum film a redeposited tantalum layer is formed superjacent to the filled tantalum film. Form a copper seed film superjacent to the redeposited tantalum film. Plate the device filling the trench with a plated bulk copper layer superjacent to the copper seed film. Planarize the device to expose the top surface of the dielectric layer, removing surplus portions of the filled tantalum film, the copper seed film, and the bulk copper layer. Preferably, the filled tantalum film is formed by exposing the tantalum to air under STP atmospheric conditions; or the filled tantalum film is formed by exposure to a nitrous oxide (N2O) gas in a plasma at a temperature of about 600° C.
- In accordance with another aspect of this invention, a semiconductor device has an electrically conductive substrate is covered with a dielectric layer with a trench formed therein reaching down to expose a portion of the substrate. The trench was precleaned prior to forming a tantalum film which is over the dielectric layer including the walls and covering the portion of the substrate. The tantalum film has grain boundaries filled with at least one of tantalum oxide and tantalum nitride forming a filled tantalum film. There are a redeposited tantalum layer over the filled tantalum film and a copper seed film over the redeposited tantalum film. The trench is filled with a plated bulk copper layer over the copper seed film, and the device is planarized to expose the top surface of the dielectric layer, after removal of surplus portions of the filled tantalum film, the copper seed film, and the bulk copper layer. Preferably, the filled tantalum film was exposed to air under STP atmospheric conditions or to a nitrous oxide (N2O) gas in a plasma at a temperature of about 600° C.
- The foregoing and other aspects and advantages of this invention are explained and described below with reference to the accompanying drawings, in which:
- FIGS.1A-1E show a sectional view of a portion of a semiconductor device in accordance with this invention being manufactured in accordance with this invention.
- FIG. 1A shows a sectional view of a portion of a
semiconductor device 10 with asubstrate 12 formed of a silicide of (Ta, W, Ti, etc.) or a metal layer. Above thesubstrate layer 12, an InterLevel Dielectric (ILD) or Inter Metal Dielectric (IMD)dielectric layer 16 has been formed and adual damascene trench 22A including a space for atrench line 22L and a contact hole 22V (via hole) has been formed, preferably by etching with a photolithographically (with a photoresist mask which has been stripped away) in the top surface of thedielectric layer 16. Thedual damascene trench 22A extends down throughtrench line 22L and contact hole 22V untiltrench 22A reaches down to the top surface of thesubstrate 12 of silicide or metal removing a modest amount of the surface oflayer 12 in the process of forming thehole 22A by etching or otherwise. - FIG. 1B shows the
device 10 of FIG. 1A after precleaning the device by Argon sputtering, followed by formation of a thintantalum barrier film 20, superjacent todevice 10 forming a narrower andshallower trench 22B by covering the surface ofdielectric layer 16, as well as the sidewalls oftrench 22A in FIG. 1A and the exposed surface ofsubstrate 12 at the bottom oftrench 22A within thebarrier layer 20.Film 20 has a thickness from about 20 Å to about 500 Å andfilm 20 is deposited by a process such as PVD (Physical Vapor Deposition).Trench line 22L and contact hole 22V have been reduced by the thickness offilm 20 to comprise trench line 22LB and contact hole 22VB. - FIG. 1C shows the
device 10 of FIG. 1B after exposure of thedevice 10 to air to cause oxygen gas (O2) to fill, i.e. stuff, thetantalum film 20 intrench 22B and elsewhere to form a stuffed/oxidizedtantalum film 20′ lining thetrench 22C formed fromtrench 22B. The stuffing occurs at STP (Room temperature and atmospheric pressure). Alternatively, thetantalum film 20′ is stuffed with oxygen and/or nitrogen preferably at about 600° C. or in a plasma at a lower temperature of about 400° C. For example, the filled tantalum film can be formed by exposure to a nitrous oxide (N2O) gas in a plasma at a temperature of about 400° C. During the stuffing process, the grain boundaries or interstices in thetantalum film 20′ are filled with atoms of the stuffing oxygen which forms tantalum oxide which fills the grain boundaries/interstices of the tantalum metal lattice structure with tantalum oxide and additional tantalum oxide is formed on the surface oftantalum film 20. Since the stuffed gas simply fills the interstices in thefilm 20′, the dimensions of thetrench 22C are substantially the same as thetrench 22B of FIG. 1B. See Sinke et al., Appl. Phys. Lett., Vol. 47, No. 5 (1985) p. 471 et seq. Trench line 22LB and contact hole 22VB have been replaced by the trench line 22LC and contact hole 22VC with the dimensions of the corresponding portions oftrench hole 22C. - FIG. 1D shows the
device 10 of FIG. 1C aftertrench 22C has been filled with a redepositedtantalum layer 26 formed over stuffedtantalum film 20′ and acopper seed film 27 formed over the redepositedtantalum layer 26 which leaves a shallower andnarrower trench 22D when compared withtrench 22C in FIG. 1C. The redepositedtantalum layer 26 is formed to improve the adhesion/barrier functions of the stuffedtantalum film 20′. Thecopper seed film 27 is provided to enhance plating of copper in the next step shown in FIG. 1E. Trench line 22LC and contact hole 22VC have been reduced by the thickness offilms -
Tantalum layer 26 has a thickness from about 20 Å to about 500 Å; andtantalum layer 26 is deposited by a process such as PVD. -
Copper seed film 27 has a thickness from about 500 Å to about 2,500 Å andcopper seed film 27 is deposited by a process such as CVD, LPCVD, PECVD, evaporation, or PVD. - FIG. 1E shows the
device 10 of FIG. 1D after a process of plating by ECD (ElectroChemical Deposition). - The result of the plating step is overplating of the
trench 22D in FIG. 1D withcopper layer 28P. Theseed film 27 has been merged with thebulk copper layer 28P and is no longer shown in the drawings for that reason. - The
layer 28P can be deposited by another process such as electroless plating, CVD or PVD (high temperature with reflow, as is done with a conventional hot-Al process.) - The result is that the copper plug or
interconnect line 28 connects to the silicide or metal layer. - FIG. 1F shows the
device 10 of FIG. 1E after a process of CMP (Chemical Mechanical Polishing or Planarization) which smooths the surface ofdevice 10 so that thecopper layer 28 in thetrench 22D is flush with the surface of the ILD/IMD layer 16 as well as thelayers 20′/26 after removal of thelayer 28P of FIG. 1E. - While this invention has been described in terms of the above specific embodiment(s), those skilled in the art will recognize that the invention can be practiced with modifications within the spirit and scope of the appended claims, i.e. that changes can be made in form and detail, without departing from the spirit and scope of the invention. Accordingly all such changes come within the purview of the present invention and the invention encompasses the subject matter of the claims which follow.
Claims (20)
1. A method of forming a semiconductor device in which an electrically conductive substrate is covered with a dielectric layer comprising:
forming a trench for a dual damascene structure comprising a trench line space and a contact hole in said dielectric layer, said trench reaching down to expose a portion of said substrate, said trench having walls,
forming a tantalum film superjacent to said dielectric layer including said walls and covering said portion of said substrate,
filling grain boundaries of said tantalum film with at least one of tantalum oxide and tantalum nitride forming a filled tantalum film,
forming a copper seed film above said filled tantalum film,
plating said device filling said trench with a plated bulk copper layer superjacent to said copper seed film, and
planarizing said device to expose the top surface of said dielectric layer, removing surplus portions of said filled tantalum film, said copper seed film, and said bulk copper layer.
2. A method in accordance with wherein:
claim 1
said filled tantalum film is formed by exposing said tantalum to air under STP atmospheric conditions.
3. A method in accordance with wherein:
claim 1
said filled tantalum film is formed by exposure to a nitrous oxide (N2O) gas in a plasma at a temperature of about 400° C.
4. A method in accordance with wherein:
claim 1
said trench is precleaned prior to forming said tantalum film.
5. A method in accordance with wherein:
claim 1
after filling said tantalum film, form a redeposited tantalum layer superjacent to said filled tantalum film.
6. A method in accordance with wherein:
claim 1
said trench is precleaned prior to forming said tantalum film, and
after filling said tantalum film, form a redeposited tantalum layer superjacent to said filled tantalum film.
7. A method in accordance with wherein:
claim 1
said trench is precleaned prior to forming said tantalum film,
said filled tantalum film is formed by exposing said tantalum to air under STP atmospheric conditions, and
after filling said tantalum film, form a redeposited tantalum layer superjacent to said filled tantalum film.
8. A method in accordance with wherein:
claim 1
said trench is precleaned prior to forming said tantalum film,
said filled tantalum film is formed by exposure to a nitrous oxide (N2O) gas in a plasma at a temperature of about 400° C., and
after filling said tantalum film, form a redeposited tantalum layer superjacent to said filled tantalum film.
9. A method of forming a semiconductor device in which an electrically conductive substrate is covered with a dielectric layer comprising:
forming a trench in said dielectric layer comprising a dual damascene structure with a trench line space stacked above a contact hole in said dielectric layer, said trench reaching down to expose a portion of said substrate, said trench having walls,
said trench is precleaned prior to forming said tantalum film,
forming a tantalum film superjacent to said dielectric layer including said walls and covering said portion of said substrate,
filling grain boundaries of said tantalum film with at least one of tantalum oxide and tantalum nitride forming a filled tantalum film,
after filling said tantalum film, forming a redeposited tantalum layer superjacent to said filled tantalum film,
forming a copper seed film superjacent to said redeposited tantalum film,
plating said device filling said trench with a plated bulk copper layer superjacent to said copper seed film, and
planarizing said device to expose the top surface of said dielectric layer, removing surplus portions of said filled tantalum film, said copper seed film, and said bulk copper layer.
10. A method in accordance with wherein:
claim 9
said filled tantalum film is formed by exposing said tantalum to air under STP atmospheric conditions.
11. A method in accordance with wherein:
claim 9
said filled tantalum film is formed by exposure to a nitrous oxide (N2O) gas in a plasma at a temperature of about 400° C.
12. A semiconductor device in which an electrically conductive substrate is covered with a dielectric layer comprising:
a trench with a dual damascene structure comprising a trench line space stacked above a contact hole in said dielectric layer, said trench reaching down to expose a portion of said substrate, said trench having walls,
a tantalum film is superjacent to said dielectric layer including said walls and covering said portion of said substrate,
grain boundaries of said tantalum film having been filled with at least one of tantalum oxide and tantalum nitride forming a filled tantalum film,
a copper seed film above said filled tantalum film,
a bulk copper layer superjacent to said copper seed film, and
said device planarized to expose the top surface of said dielectric layer, with surplus portions of said filled tantalum film, said copper seed film, and said bulk copper layer removed.
13. A device in accordance with wherein:
claim 12
said trench was precleaned prior to forming said tantalum film.
14. A device in accordance with wherein:
claim 12
a redeposited tantalum layer is superjacent to said filled tantalum film.
15. A device in accordance with wherein:
claim 12
said trench was precleaned prior to forming said tantalum film, and
a redeposited tantalum layer is superjacent to said filled tantalum film.
16. A device in accordance with wherein:
claim 12
said trench was precleaned prior to forming said tantalum film,
said filled tantalum film was formed by exposing said tantalum to air under STP atmospheric conditions, and
a redeposited tantalum layer is superjacent to said filled tantalum film.
17. A device in accordance with wherein:
claim 12
said trench was precleaned prior to forming said tantalum film,
a redeposited tantalum layer is superjacent to said filled tantalum film.
18. A semiconductor device in which an electrically conductive substrate is covered with a dielectric layer comprising:
a trench in said dielectric layer reaching down to expose a portion of said substrate, said trench having walls,
said trench was precleaned prior to forming said tantalum film,
a tantalum film superjacent to said dielectric layer including said walls and covering said portion of said substrate,
said tantalum film having grain boundaries having been filled with at least one of tantalum oxide and tantalum nitride forming a filled tantalum film,
a redeposited tantalum layer superjacent to said filled tantalum film,
a copper seed film superjacent to said redeposited tantalum film,
said trench filled with a plated bulk copper layer superjacent to said copper seed film, and
said device planarized to expose the top surface of said dielectric layer, after removal of surplus portions of said filled tantalum film, said copper seed film, and said bulk copper layer.
19. A device in accordance with wherein:
claim 18
said filled tantalum film was exposed to air under STP atmospheric conditions.
20. A device in accordance with wherein:
claim 18
said filled tantalum film was exposed to a nitrous oxide (N2O) gas in a plasma at a temperature of about 400° C.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/785,106 US6353260B2 (en) | 1999-01-04 | 2001-02-20 | Effective diffusion barrier |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/225,064 US6221758B1 (en) | 1999-01-04 | 1999-01-04 | Effective diffusion barrier process and device manufactured thereby |
US09/785,106 US6353260B2 (en) | 1999-01-04 | 2001-02-20 | Effective diffusion barrier |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09225064 Division | 1998-01-04 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010007374A1 true US20010007374A1 (en) | 2001-07-12 |
US6353260B2 US6353260B2 (en) | 2002-03-05 |
Family
ID=22843377
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/225,064 Expired - Lifetime US6221758B1 (en) | 1999-01-04 | 1999-01-04 | Effective diffusion barrier process and device manufactured thereby |
US09/785,106 Expired - Lifetime US6353260B2 (en) | 1999-01-04 | 2001-02-20 | Effective diffusion barrier |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/225,064 Expired - Lifetime US6221758B1 (en) | 1999-01-04 | 1999-01-04 | Effective diffusion barrier process and device manufactured thereby |
Country Status (1)
Country | Link |
---|---|
US (2) | US6221758B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108140724A (en) * | 2015-11-23 | 2018-06-08 | 英特尔公司 | For the electrical contacts of magnetic random access memory device |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6541371B1 (en) * | 1999-02-08 | 2003-04-01 | Novellus Systems, Inc. | Apparatus and method for depositing superior Ta(N)/copper thin films for barrier and seed applications in semiconductor processing |
US6433429B1 (en) * | 1999-09-01 | 2002-08-13 | International Business Machines Corporation | Copper conductive line with redundant liner and method of making |
US6221780B1 (en) * | 1999-09-29 | 2001-04-24 | International Business Machines Corporation | Dual damascene flowable oxide insulation structure and metallic barrier |
US6429524B1 (en) * | 2001-05-11 | 2002-08-06 | International Business Machines Corporation | Ultra-thin tantalum nitride copper interconnect barrier |
US7129161B2 (en) * | 2001-07-19 | 2006-10-31 | Trikon Holdings Limited | Depositing a tantalum film |
US6649513B1 (en) * | 2002-05-15 | 2003-11-18 | Taiwan Semiconductor Manufacturing Company | Copper back-end-of-line by electropolish |
EP1775761A4 (en) * | 2004-07-06 | 2007-08-29 | Tokyo Electron Ltd | Through substrate and interposer, and method for manufacturing through substrate |
US8264086B2 (en) * | 2005-12-05 | 2012-09-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Via structure with improved reliability |
KR100738210B1 (en) * | 2005-12-29 | 2007-07-10 | 동부일렉트로닉스 주식회사 | Fabricating method of thin film and metal line in semiconducor device |
US7969493B2 (en) * | 2006-03-20 | 2011-06-28 | Intellectual Ventures Fund 27 Llc | Matching free dynamic digital pixel sensor |
CN101593723B (en) * | 2008-05-30 | 2010-09-22 | 中芯国际集成电路制造(北京)有限公司 | Method for forming via |
US9905459B1 (en) * | 2016-09-01 | 2018-02-27 | International Business Machines Corporation | Neutral atom beam nitridation for copper interconnect |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2544396B2 (en) | 1987-08-25 | 1996-10-16 | 株式会社日立製作所 | Method for manufacturing semiconductor integrated circuit device |
US5136362A (en) * | 1990-11-27 | 1992-08-04 | Grief Malcolm K | Electrical contact with diffusion barrier |
JP3221025B2 (en) * | 1991-12-19 | 2001-10-22 | ソニー株式会社 | Plasma process equipment |
US5714418A (en) | 1995-11-08 | 1998-02-03 | Intel Corporation | Diffusion barrier for electrical interconnects in an integrated circuit |
US5668054A (en) | 1996-01-11 | 1997-09-16 | United Microelectronics Corporation | Process for fabricating tantalum nitride diffusion barrier for copper matallization |
US5674787A (en) | 1996-01-16 | 1997-10-07 | Sematech, Inc. | Selective electroless copper deposited interconnect plugs for ULSI applications |
US5956612A (en) * | 1996-08-09 | 1999-09-21 | Micron Technology, Inc. | Trench/hole fill processes for semiconductor fabrication |
US5893752A (en) * | 1997-12-22 | 1999-04-13 | Motorola, Inc. | Process for forming a semiconductor device |
US5990011A (en) * | 1997-09-18 | 1999-11-23 | Micron Technology, Inc. | Titanium aluminum alloy wetting layer for improved aluminum filling of damescene trenches |
US6054768A (en) * | 1997-10-02 | 2000-04-25 | Micron Technology, Inc. | Metal fill by treatment of mobility layers |
US5939788A (en) * | 1998-03-11 | 1999-08-17 | Micron Technology, Inc. | Copper diffusion barrier, aluminum wetting layer and improved methods for filling openings in silicon substrates with cooper |
-
1999
- 1999-01-04 US US09/225,064 patent/US6221758B1/en not_active Expired - Lifetime
-
2001
- 2001-02-20 US US09/785,106 patent/US6353260B2/en not_active Expired - Lifetime
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108140724A (en) * | 2015-11-23 | 2018-06-08 | 英特尔公司 | For the electrical contacts of magnetic random access memory device |
EP3381064A4 (en) * | 2015-11-23 | 2019-08-21 | Intel Corporation | Electrical contacts for magnetoresistive random access memory devices |
US10411068B2 (en) | 2015-11-23 | 2019-09-10 | Intel Corporation | Electrical contacts for magnetoresistive random access memory devices |
Also Published As
Publication number | Publication date |
---|---|
US6353260B2 (en) | 2002-03-05 |
US6221758B1 (en) | 2001-04-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7365001B2 (en) | Interconnect structures and methods of making thereof | |
US6624066B2 (en) | Reliable interconnects with low via/contact resistance | |
US6797608B1 (en) | Method of forming multilayer diffusion barrier for copper interconnections | |
KR100623556B1 (en) | Interconnection structure and fabrication process therefor | |
US6197688B1 (en) | Interconnect structure in a semiconductor device and method of formation | |
KR100558009B1 (en) | Method of fabricating a semiconductor device forming a diffusion barrier layer selectively and a semiconductor device fabricated thereby | |
US6989604B1 (en) | Conformal barrier liner in an integrated circuit interconnect | |
US6949461B2 (en) | Method for depositing a metal layer on a semiconductor interconnect structure | |
US6420258B1 (en) | Selective growth of copper for advanced metallization | |
US6696761B2 (en) | Method to encapsulate copper plug for interconnect metallization | |
US6525425B1 (en) | Copper interconnects with improved electromigration resistance and low resistivity | |
US20030139034A1 (en) | Dual damascene structure and method of making same | |
US5863835A (en) | Methods of forming electrical interconnects on semiconductor substrates | |
US20030194858A1 (en) | Method for the formation of diffusion barrier | |
US20040115921A1 (en) | Method for depositing a metal layer on a semiconductor interconnect structure having a capping layer | |
US6221758B1 (en) | Effective diffusion barrier process and device manufactured thereby | |
US20040137721A1 (en) | Replacement of silicon nitride copper barrier with a self-aligning metal barrier | |
US20040251552A1 (en) | Semiconductor device and manufacturing method the same | |
KR100701426B1 (en) | Multi layer metal in semiconductor device and method for manufacturing the same | |
KR100749367B1 (en) | Metalline of Semiconductor Device and Method of Manufacturing The Same | |
US6724087B1 (en) | Laminated conductive lines and methods of forming the same | |
US6509257B1 (en) | Semiconductor device and process for making the same | |
KR20070005870A (en) | Method of forming a copper wiring in a semiconductor device | |
US20090001579A1 (en) | Multi-layered metal line having an improved diffusion barrier of a semiconductor device and method for forming the same | |
KR20020053610A (en) | Method of fabricating conductive lines and interconnections in semiconductor devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |