US20010003054A1 - Semiconductor device manufacturing method and semiconductor wafer - Google Patents
Semiconductor device manufacturing method and semiconductor wafer Download PDFInfo
- Publication number
- US20010003054A1 US20010003054A1 US09/725,679 US72567900A US2001003054A1 US 20010003054 A1 US20010003054 A1 US 20010003054A1 US 72567900 A US72567900 A US 72567900A US 2001003054 A1 US2001003054 A1 US 2001003054A1
- Authority
- US
- United States
- Prior art keywords
- region
- data rate
- chip
- teg
- chip region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
- H01L22/34—Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to a semiconductor device manufacturing method and a semiconductor wafer. More particularly, the present invention relates to a semiconductor device manufacturing method which includes a process of forming a resist pattern on a silicon wafer using a resist mask, and a semiconductor wafer.
- the size of the gate electrode or wiring line becomes smaller or thinner than the size of the originally designed gate electrode or wiring line. As a result, the deviation is caused in the sizes of the gate electrodes and wiring lines. The reason is thought of as follows.
- a photo-resist is used, when a fine pattern forming process such as a process of forming a gate electrode and a wiring line is carried out in a semiconductor device manufacturing process.
- a method of forming a positive type photo-resist pattern will be described below.
- resist material is applied onto a silicon wafer and a resist layer is formed. Subsequently, the resist layer is exposed using a predetermined mask. The resist material in the exposed part is subjected to light reaction so that the resist material becomes soluble to resist developer. The soluble resist layer is developed using the resist developer. Then, only a part of the resist layer which has been not exposed remains and is formed as a resist pattern.
- the resist pattern formed on the silicon wafer has a high pattern density region and a low pattern density region.
- the development proceeds fast in the low pattern density region of the resist pattern, compared with the high pattern density region of the resist pattern.
- the difference in the development rate would be caused because development solution becomes excessive relatively in the low pattern density region of the resist pattern so that the development proceeds fast.
- the resist pattern is more excessively developed in the low pattern density region of the resist pattern than in the high pattern density region of the resist pattern.
- the gate electrode and the wiring line are formed using the above-mentioned resist pattern as a mask. For this reason, the deviation is caused in the size of the formed gate electrode and wiring line.
- the deviation in the size of the formed gate electrode leads the deviation in the characteristics of the gate electrode such as a threshold voltage. Also, the deviation in the size of the wiring line leads the deviation in the characteristics of the wiring line such as the wiring line capacity and the wiring line resistance. In any case, it brings about hindrance to the operation of the manufactured semiconductor circuit. In case of the worst, the wiring line is broken and a connection part of the wiring lines is broken. As a result, the formed device itself sometimes becomes fault.
- TEG Test Element Group chips for a test are formed on the silicon wafer other than product chips. Using the TEG chip, the analysis and evaluation of the process, device and circuit are carried out.
- the TEG chip has a TEG region which contains a TEG.
- the TEG is composed of a plurality of devices which are different from each other in size and a plurality of wiring patterns which are different from each other in width and length. The TEG is used to monitor the characteristics of the device formed on the silicon wafer and the forming state of the wiring lines.
- a plurality of pads are provided for the TEG region of the TEG chip.
- Each device and each wiring line of the TEG are connected with the pads.
- the size of the pad is larger than the device and the wiring line.
- the pad occupies a great part of the TEG region. Therefore, the TEG chip has a lower pattern density than the product chip.
- the product chip is a chip for 64M DRAM
- the pattern density of the product chip is 36.3% in the gate electrode and the pattern density of the TEG chip is 15.3%.
- the gate density of the product chip increases, it is difficult to increase the pattern density of the TEG chip. This is because the pattern density of the TEG region of the TEG chip is under a restriction in the total size of the plurality of pads which occupy a great part of the TEG region.
- JP-A-Heisei 4-130709 a first conventional example
- a wiring pattern (a dummy pattern) is arranged in a free space in a semiconductor chip with no relation of circuit connection.
- FIG. 1 is a cross sectional view of a semiconductor memory device in the first conventional example. Referring to FIG. 1, there are a region where an actual pattern 102 is formed and a region where the actual pattern 102 is not formed on a semiconductor substrate 101 . A dummy pattern 103 is formed in the region where the actual pattern 102 is not formed. Thus, the difference in pattern density on the semiconductor substrate 101 is made gentle. As a result, the deviation in the size of the wiring line formed on the semiconductor substrate 101 is prevented.
- JP-A-Heisei 9-311432 a second conventional example
- JP-A-Heisei 9-311432 a second conventional example
- a pattern is formed on the semiconductor chip using a photo-resist as a mask.
- a dummy pattern is formed in a free space where an actual pattern is not formed, to have the same pattern width as the actual pattern.
- the pattern density of the free space where the dummy pattern is formed is approximately the same as that of a region where the actual pattern is formed.
- FIG. 2 is a plan view showing the pattern which is formed by the pattern forming method for the semiconductor device in the second conventional example.
- a product chip 111 and a TEG chip 112 are provided adjacently to each other.
- the product chip 111 contains a gate electrode 113 .
- the TEG chip 112 contains a gate electrode 113 , an impurity region 114 and a dummy pattern 116 .
- the impurity region 114 is a part of the TEG.
- the product chip 111 and the TEG chip 112 are separated by a scribe region 115 .
- the scribe region 115 is used when the chips are separated.
- the pattern width of the dummy pattern 116 is approximately equal to that of the gate electrode 113 formed in the product chip region.
- the pattern density is made approximately uniform over the product chip 111 and the TEG chip 112 .
- the second conventional example prevents the deviation in the size of the gate electrode and the size of the wiring line.
- the design of the dummy pattern is necessary in the TEG chip region in addition to the design of the TEG. Therefore, the design of the TEG chip region becomes complicated.
- an object of the present invention is to provide a semiconductor device manufacturing method and a semiconductor wafer in which a pattern density of a TEG region where TEG is formed is adjusted to that of a product chip region.
- Another object of the present invention is to provide a semiconductor device manufacturing method and a semiconductor wafer in which a deviation in the size of a resist pattern can be prevented.
- Still another object of the present invention is to provide a semiconductor device manufacturing method and a semiconductor wafer in which local deviation in pattern density in a TEG chip region can be prevented.
- a method of manufacturing a semiconductor device is attained by (a) providing a first chip region and a second chip region on a silicon wafer, wherein a first resist pattern for the semiconductor device is to be formed in the first chip region, and the second chip region includes a plurality of characteristic evaluation regions for the semiconductor device, and a second resist pattern is to be formed in each of the plurality of characteristic evaluation regions for the semiconductor device; and by (b) determining a data rate of the second chip region based on a data rate of the first chip region.
- the (b) determination may be attained by determining the data rate of the second chip region such that a ratio of the data rate of the first chip region to the data rate of the second chip region is in a range of 1/4 to 4.
- each of the a plurality of characteristic evaluation regions may include a first region and a second region, and a size of the first region and a data rate of the first region are previously determined.
- the method may further include: (c) determining the number of the characteristic evaluation regions based on the size of the first region, the data rate of the first region, a data rate of the region, and a size of the first chip region.
- the method may further include: (d) determining a size of the second region based on the number of the characteristic evaluation regions, the size of the first chip region, and the size of the first region.
- the data rate of the second region may be uniform over the second region, and the data rate of the second region may be locally high.
- the first region and the second region may be provided adjacently, and the first region may be provided in the characteristic evaluation region at an optional position, and a region of the characteristic evaluation region other than the first region is the second region.
- a recording medium in which a program is stored for a method of manufacturing a semiconductor device is attained by (a) providing a first chip region and a second chip region on a silicon wafer, wherein a first resist pattern for the semiconductor device is to be formed in the first chip region, and the second chip region includes a plurality of characteristic evaluation regions for the semiconductor device, and a second resist pattern is to be formed in each of the plurality of characteristic evaluation regions for the semiconductor device; and by (b) determining a data rate of the second chip region based on a data rate of the first chip region.
- the (b) determination may be attained by determining the data rate of the second chip region such that a ratio of the data rate of the first chip region to the data rate of the second chip region is in a range of 1/4 to 4.
- each of the a plurality of characteristic evaluation regions may include a first region and a second region, and a size of the first region and a data rate of the first region are previously determined.
- the method may further include: (c) determining the number of the characteristic evaluation regions based on the size of the first region, the data rate of the first region, a data rate of the region, and a size of the first chip region.
- the method may further include: (d) determining a size of the second region based on the number of the characteristic evaluation regions, the size of the first chip region, and the size of the first region.
- the data rate of the second region may be uniform over the second region, and the data rate of the second region may be locally high.
- the first region and the second region may be provided adjacently, and the first region may be provided in the characteristic evaluation region at an optional position, and a region of the characteristic evaluation region other than the first region is the second region.
- a semiconductor wafer includes a first chip region and a second chip region.
- a first resist pattern for a semiconductor device is to be formed in the first chip region.
- the second chip region includes a plurality of characteristic evaluation regions for the semiconductor device, and a second resist pattern is to be formed in each of the plurality of characteristic evaluation regions for the semiconductor device.
- Each of the a plurality of characteristic evaluation regions includes a first region and a second region, a test pattern for characteristic test of the semiconductor device is to be formed in the first region.
- a ratio of the data rate of the first chip region to the data rate of the second chip region is in a range of 1/4 to 4.
- the number of the characteristic evaluation regions may be determined based on the size of the first region, the data rate of the first region, a data rate of the region, and a size of the first chip region.
- a size of the second region may be determined based on the number of the characteristic evaluation regions, the size of the first chip region, and the size of the first region.
- FIG. 1 is a cross sectional view showing a semiconductor memory device in a first conventional example
- FIG. 2 is a plan view showing a pattern formed by a pattern forming method for a semiconductor device in a second conventional example
- FIG. 3 is a diagram showing a chip arrangement of semiconductor devices on a silicon wafer of the present invention.
- FIG. 4 is a diagram showing a product chip and a TEG chip which are formed on the silicon wafer according to a first embodiment of the present invention
- FIG. 5 is a diagram showing the product chip and the TEG chip adjacent to the product chip according to the first embodiment of the present invention
- FIGS. 6A to 6 C are cross sectional views showing a resist pattern forming method in the semiconductor device manufacturing method according to the first embodiment of the present invention.
- FIG. 7 is a diagram showing the product chip and the TEG chip provided on a silicon wafer according to a second embodiment of the present invention.
- FIG. 8 is a plan view showing a specific example of a resist pattern of a dummy region in the second embodiment
- FIG. 9 is a plan view showing another specific example of a resist pattern of a dummy region in the second embodiment.
- FIGS. 10A to 10 C are cross sectional views showing a resist pattern forming method in the semiconductor device manufacturing method according to the second embodiment of the present invention.
- FIG. 3 shows a semiconductor wafer according to the first embodiment of the present invention.
- a plurality of chip regions are provided on a silicon wafer 1 in the form of meshes.
- the plurality of chip regions composed of product chip regions 2 and TEG chip regions 3 .
- a desired semiconductor circuit is formed in the product chip region 2 .
- a device for characteristic evaluation is formed in the TEG chip region 3 .
- FIG. 4 shows an arrangement state in which the product chip region 2 and the TEG chip region 3 are adjacent to each other with respect to the Y direction.
- the chip region has a rectangular shape with the length of Xr in an X direction and the length of Yr in a Y direction.
- the TEG chip region 3 is composed of a plurality of data rate adjusting regions 36 as characteristic evaluation regions.
- the data rate adjusting region 36 is composed of one set of a TEG region 31 and a free space 32 .
- the above-mentioned device for characteristic evaluation is formed in the TEG region 31 .
- any dummy pattern for adjusting a pattern density of the TEG region 31 to the product chip region 2 is not formed in the TEG region 31 .
- the TEG region 31 has a rectangular shape with the length of Xr in the X direction and the length of Yt in the Y direction.
- the size of the TEG region 31 is predetermined to satisfy the following equation:
- TEG regions 31 necessary to evaluate the characteristics are provided for the TEG chip region 3 at least.
- the TEG chip region 3 is not always necessary to be composed of only the TEG regions 31 .
- the free space 32 is rectangular to have the length of Xr in the X direction and the length of Yv in the Y direction.
- the size of the free space 32 is determined based on a data rate of the data rate adjusting region 36 , as described later.
- the product chip region 2 and the TEG chip region 3 Through a plurality of processes carried out to the product chip region 2 and the TEG chip region 3 , desired semiconductor devices are formed in the product chip region 2 and the TEG chip region 3 .
- a process of forming a resist pattern on both of the chip regions is contained in the plurality of processes.
- the data rate or pattern density of the product chip region 2 and the data rate of TEG region 31 are previously determined with respect to the formed resist pattern.
- the data rate of free space 32 is “0” or “1”.
- the data rate of the region is defined as a ratio of an area of a part of the region where the resist pattern remains, to an area of the whole region.
- the region is such as the product chip region 2 , the TEG region 31 , and the free space 32 .
- the ratio of the data rate of the data rate adjusting region 36 to the data rate of the product chip region 2 falls within a predetermined range, the size deviation is not caused in the resist pattern formed in the product chip region 2 and the TEG chip region 3 . It is desirable that the ratio of data rate in this case is in a range of 1/4 to 4. It is more desirable that this ratio of the data rate is approximately “1”. Therefore, the ratio of the data rate of the data rate adjusting region 36 to the data rate of the product chip region 2 is set to be in the range of 1/4 to 4. At this time, the ratio of the data rate of the product chip region 2 and the data rate of the TEG chip region 3 falls within the range of 1/4 to 4.
- a method of manufacturing a semiconductor device according to the first embodiment of the present invention will be described below.
- a positive type photo-resist is used for forming a resist pattern.
- the resist material to be used is not limited to the positive type photo-resist.
- FIGS. 6A to 6 C are cross sectional views showing the semiconductor device manufacturing method according to the first embodiment of the present invention. These sectional views are the cross sections of the product chip region 2 and the TEG chip region 3 shown with FIG. 5 along the line A-A′. The arrangement of the TEG region 31 in the TEG chip region 3 is previously determined. A method of determining the arrangement of the TEG region 31 will be described later.
- resist material is applied on the product chip region 2 and the TEG chip region 3 to form a resist layer 40 .
- the resist layer 40 is exposed using a mask 41 for the product chip region 2 .
- the resist layer 40 is exposed using a mask 42 for the TEG region 31 .
- the free space 32 is not exposed.
- the resist layer 40 is developed using developer. After the developing process, a resist pattern 43 and a resist pattern 44 are formed in the product chip region 2 and in the TEG chip region 3 , respectively.
- the resist material is remained in the free space 32 to form a resist pattern 45 .
- the mask 41 for the product chip region 2 and the mask 42 for the TEG region 31 are previously designed.
- the resist patterns are formed in the product chip region 2 and the TEG region 31 using these masks 41 and 42 . Therefore, the data rate Dr (0 ⁇ Dr ⁇ 1) of the product chip region 2 and the data rate Dt (0 ⁇ Dt ⁇ 1) of the TEG region 31 are previously determined.
- the data rate of the free space 32 is “1”. Also, when any resist pattern is not formed in the free space 32 , the data rate of the free space 32 is “0”.
- the number of TEG regions 31 which should be provided for the TEG chip region 3 is St (St is a natural number).
- the number of TEG regions 31 St is equal to or more than the number of TEG regions necessary to test the characteristic of the semiconductor device.
- the number of TEG regions 31 St is determined based on the data rate of the product chip region 2 and the data rate of the TEG chip region 3 .
- the data rate Dtc of the TEG chip region 3 is expressed by the following equation.
- Dtc ((area of TEG region) ⁇ (data rate of TEG region)+(area of free space) ⁇ (data rate of free space) ⁇ (area of TEG chip region)
- Dtc St ⁇ Xt ⁇ Yt ⁇ Dt + ( Xt ⁇ Yr - St ⁇ Xt ⁇ Yt )
- Xt ⁇ Yr St ⁇ Yt ⁇ Dt + ( Yr - St ⁇ Yt )
- Yr 1 - St ⁇ Yt ⁇ ( 1 - Dt ) Yr ( 1 )
- the ratio of the data rate Dr of the product chip region 2 to the data rate Dtc of the TEG chip region 3 is in a range of 1/4 to 4.
- the equation (2) is transformed and the number of TEG regions 31 St which should be provided for the TEG chip region 3 is determined.
- the number of TEG regions 31 St is determined from the following equation (3). Yt ⁇ ( 1 - 4 ⁇ Dr ) Yt ⁇ ( 1 - Dt ) ⁇ St ⁇ Yr ⁇ ( 1 - Dr 4 ) Yt ⁇ ( 1 - Dt ) ( 3 )
- the TEG regions 31 equal to or more than the number of TEG regions necessary to test the characteristics of the semiconductor device are provided for the TEG chip region 3 .
- the data rate Dr of the product chip region 2 is approximately equal to the data rate Dtc of the TEG chip region 3 , as shown by the following equation (4). Dr ⁇ 1 - St ⁇ Yt ⁇ ( 1 - Dt ) Yr ( 4 )
- the equation (4) is transformed and the number of TEG regions 31 St to be provided for the TEG chip region 3 is determined.
- the number of TEG regions 31 St is determined from the following equation (5). St ⁇ Yr ⁇ ( 1 - Dr ) Yt ⁇ ( 1 - Dt ) ( 5 )
- the arrangement of the TEG region 31 in the TEG chip region 3 is determined.
- the TEG regions 31 St of the number determined above are arranged in the TEG chip region 3 .
- the TEG chip region 3 is composed of the St data rate adjusting regions 36 .
- the data rate adjusting region 36 is composed of a set of the TEG regions 31 and the free space 32 .
- the TEG regions 31 are arranged to have the length of the free space 32 in the Y direction as an interval. The length of the free space 32 in the Y direction is determined based on the following equation (6).
- Yr St ⁇ ( Yt + Yv )
- Y Yr St - Yt ( 6 )
- the interval between the TEG regions 31 is constant will be described below as a first example of a modification of the first embodiment.
- the free spaces 32 are arranged in the both ends of the TEG chip region 3 in the Y direction.
- the interval between the TEG regions 31 is the length Yv of the free space 32 in the Y direction.
- the length Yv is determined based on the following equation (7).
- the TEG region 31 is arranged in at least an end in the Y direction of the TEG chip region 3 .
- the length of the free space 32 in the Y direction is shorter than the interval between the TEG regions 31 .
- the interval between the TEG regions 31 is equal to or larger than the length Yv determined from the equation (7) and equal to or smaller than Yv determined from the equation (8).
- the TEG region 31 is arranged in an optional position in the data rate adjusting region 36 as a second modification in the first embodiment.
- one TEG region 31 is arranged only in either of the top portion, center portion and a bottom portion of the data rate adjusting region 36 .
- the St data rate adjusting region 36 are arranged in the TEG chip region 3 .
- the TEG regions 31 are fixed through all the manufacturing processes when the arrangement of the TEG regions is determined once. Therefore, the arrangement of the TEG region 31 is determined based on which of the resist patterns should be most prevented from development deviation. Also, the arrangement of the TEG region 31 can be determined even if there are a plurality of concerned resist patterns.
- the ratio of the data rate of the product chip region 2 to the data rate of the TEG chip region 3 falls within a predetermined range of 1/4 to 4. Also, the ratio of the data rate of the product chip region 2 to the data rate of data rate adjusting region 36 falls within the predetermined range of 1/4 to 4. Therefore, there is no local deviation in the data rate of the TEG chip region 3 . In this way, the resist patterns can be formed in the product chip region 2 and the TEG chip region 3 without the deviation.
- the product chip region 2 and the TEG chip region 3 are arranged adjacently with respect to the Y axial.
- the product chip region 2 is the same as the semiconductor device according to the first embodiment of the present invention.
- the TEG chip region 3 is composed of a plurality of data rate adjusting regions 37 .
- the data rate adjusting region 37 is composed of a set of the TEG regions 31 and a dummy region 33 .
- the TEG region 31 is the same as the semiconductor device according to the first embodiment of the present invention.
- the dummy region 33 is provided adjacent to the TEG region 31 .
- the dummy region 33 has a rectangular shape with the length of Yd (Yd ⁇ Yr) in the Y direction and the length Xt in the X direction.
- a dummy pattern is formed in the dummy region 33 .
- the data rate Dd of the dummy region 33 is 0 ⁇ Dd ⁇ 1.
- the size and data rate of the dummy region 33 are determined based on the data rate of data rate adjusting region 37 , as described later.
- FIGS. 8 and 9 are specific examples of the resist patterns of the dummy region 33 .
- the pattern regions are arranged in the dummy region 33 to have a lattice structure. Resist material remains in a pattern region 34 when the resist pattern is formed.
- the pattern region 34 has a rectangular shape with the length of X 1 in the X direction and the length of Y 1 in the Y direction. The lengths of X 1 and Y 1 satisfy the following equation (9).
- the left side of the equation (9) shows the region of the resist material which remains in the dummy region 33 in case of forming the resist pattern.
- two or more pattern regions 34 may be arranged in one dummy region 33 .
- the size of each of the pattern regions 34 is determined such that the total area of the plurality of pattern regions 34 is equal to the left side of the equation (9).
- a pattern region 35 having a line pattern may be arranged in the dummy region 33 , as shown in FIG. 9.
- This pattern region 35 having the line pattern is a rectangular region with the length of X 2 in the X direction and the length of Yd in the Y direction.
- the length X 2 satisfies the following equation (10).
- the left side of the equation (10) shows an area of the resist material which remains in the dummy region 33 in case of forming the resist pattern.
- two or more pattern regions 35 may exist in one dummy region 33 .
- the size of each of the pattern regions 35 is determined such that the total area of the plurality of pattern regions 35 is equal to the left side of the equation (10).
- a positive type photo-resist is used to form a resist pattern. It should be noted that the photo-resist to be used is not limited to the positive type.
- FIGS. 10A to 10 C are cross sectional views showing the manufacturing method of the semiconductor device according to the second embodiment of the present invention.
- FIGS. 10A to 10 C show the cross sectional views along the line A-A′ of the product chip region 2 and the TEG chip region 3 shown with FIG. 5.
- the arrangement of the TEG regions 31 in the TEG chip region 3 and the data rate of the dummy region 33 are previously determined. A method of determining the arrangement of the TEG region 31 and the data rate of the dummy region 33 will be described later.
- a mask 53 for the dummy region 33 shown in FIG. 8 or FIG. 9 is formed based on the data rate of the dummy region 33 .
- the mask 53 for the dummy region 33 may be determined as described below. That is, a plurality of masks are previously prepared for different data rates. When the data rate of the dummy region 33 is determined, one of the plurality of masks is selected based on the determined data rate of the dummy region 33 .
- a resist layer 50 is formed on the product chip region 2 and the TEG chip region 3 , as shown in FIG. 10A. Subsequently, the resist layer 50 is exposed using the mask 51 for the product chip region 2 , as shown in FIG. 10B. Also, the resist layer 50 is exposed using the mask 52 for the TEG region 31 . Further, the resist layer 50 is exposed using the mask 53 for the dummy region 33 . Last, the exposed resist layer 50 is developed, as shown in FIG. 10C. As a result, a resist pattern 54 and a resist pattern 55 are formed in the product chip region 2 and in the TEG chip region 3 .
- the masks 51 and 52 are previously designed for the product chip region 2 and the TEG region 31 .
- the resist patterns are formed using these masks 51 and 52 in the product chip region 2 and the TEG region 31 .
- the data rate Dr (0 ⁇ Dr ⁇ 1) of the product chip region 2 and the data rate Dt (0 ⁇ Dt ⁇ 1) of the TEG region 31 are previously determined.
- the data rate of the dummy region 33 is temporarily determined as Dd (0 ⁇ Dd ⁇ 1).
- the number of TEG regions 31 which should be provided for the TEG chip region 3 is St (St: a natural number) in this embodiment.
- the number of TEG regions 31 St is equal to or more than the number of TEG regions necessary to test the characteristics.
- the number of TEG regions St is determined based on the data rate of the product chip region 2 and the data rate of the TEG chip region 3 .
- the data rate Dtc of the TEG chip region 3 is determined using the following equation (11).
- the ratio of the data rate Dr of the product chip region 2 to the data rate Dtc of the TEG chip region 3 is in a range of 1/4 to 4.
- the TEG regions 31 equal to or more than the number of the TEG regions necessary to test the characteristics are provided for the TEG chip region 3 .
- the equation in this case is shown by the following equation (14). Dr ⁇ Dd - St ⁇ Yt ⁇ ( Dd - Dt ) Yr ( 14 )
- the equation (12) is transformed and the data rate Dd of the dummy region 33 is determined based on the following equation (16). ( 1 / 4 ) ⁇ Yr ⁇ Dr - St ⁇ Yt ⁇ Dt Yt - St ⁇ Yt ⁇ Dd ⁇ 4 ⁇ Yr ⁇ Dr - St ⁇ Yt ⁇ Dt Yr - St ⁇ Yt ( 16 )
- the data rate Dr of the product chip 2 is approximately equal to the data rate Dt of the TEG chip 3 .
- the data rate Dd of the dummy region 33 is determined by transforming the equation (15), as shown in the following equation (17).
- Dd Yr ⁇ Dr - St ⁇ Yt ⁇ Dt Yr - St ⁇ Yt ( 17 )
- the arrangement of the TEG region 31 in the TEG chip region 3 is previously determined.
- the St TEG regions 31 are arranged in the TEG chip region 3 .
- the TEG chip region 3 is composed of the St data rate adjusting regions 37 .
- the data rate adjusting region 37 is composed of a set of the TEG regions 31 and the dummy region 33 .
- the TEG region 31 is arranged to have the length of the dummy region 33 in the Y direction as an interval between the TEG regions 31 .
- the length of the dummy region 33 in the Y direction is determined from the following equation (18).
- Yr St ⁇ ( Yt + Yd )
- Yd Yr St - Yt ( 18 )
- the dummy region 33 is arranged in the both ends of the TEG chip region 3 in the Y direction.
- the interval between the TEG regions 31 is equal to the length Yd of the dummy region 33 in the Y direction, as determined based on the following equation (19).
- Yr St ⁇ Yt + ( St + 1 )
- Yd Yd Yr - St ⁇ Yt ( St + 1 ) ( 19 )
- the TEG regions 31 are arranged in the both ends of the TEG chip region 3 in the Y direction.
- the interval between the TEG region 31 is equal to the length Yd of the dummy region 33 in the Y direction, as determined from the following equation (20).
- Yr St ⁇ Yt + ( St - 1 )
- Yd Yd Yr - St ⁇ Yt ( St - 1 ) ( 20 )
- the dummy region 33 is arranged at least an end of the TEG chip region 3 in the Y direction.
- the length of the arranged dummy region 33 in the Y direction is shorter than the interval between the TEG regions 31 .
- the interval between the TEG regions 31 is equal to or longer than the length Yd determined from the equation (19) and is equal to or shorter than the length Yd determined from the equation (20).
- the TEG region 31 is arranged in an optional position in the data rate adjusting region 37 .
- the St data rate adjusting regions 37 are arranged in the TEG chip region 3 .
- the TEG region 31 is arranged in the optional position in the data rate adjusting region 37 .
- the TEG region 31 is fixed through all the manufacturing processes when the arrangement of the TEG region 31 is determined once. Therefore, the arrangement of the TEG region 31 is determined based on which of the resist patterns should be most prevented from development deviation. Also, the arrangement of the TEG region 31 can be determined even if there are a plurality of concerned resist patterns.
- the ratio of the data rate of the product chip region 2 to the data rate of the TEG chip region 3 falls within a predetermined range of 1/4 to 4. Also, the interval between the TEG regions 31 is constant. Therefore, there is no local deviation in the data rate of the TEG chip region 3 . In this way, the resist patterns can be formed in the product chip region 2 and the TEG chip region 3 without the deviation.
- a program for the above method of manufacturing the semiconductor device may be stored in a recording medium, and a processor may executes the program.
- the number and size of data rate adjusting regions can be automatically determined and the data rate adjusting regions can be automatically arranged in the TEG chip region.
- the density of the TEG regions can be adjusted to the pattern density of the product chip region.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Automation & Control Theory (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a semiconductor device manufacturing method and a semiconductor wafer. More particularly, the present invention relates to a semiconductor device manufacturing method which includes a process of forming a resist pattern on a silicon wafer using a resist mask, and a semiconductor wafer.
- 2. Description of the Related Art
- Conventionally, when a semiconductor device is manufactured, devices such as transistors are formed on a semiconductor chip of a silicon wafer, and are connected using wiring lines formed on the semiconductor chip to realize a desired circuit. In this case, a high pattern density region and a low pattern density region are present in the pattern such as gate electrodes and wiring lines. For example, when bonding pads are formed in a peripheral section of the semiconductor chip, any circuitry is not arranged in the region where the bonding pads are formed and the neighborhood region. In this way, there is a low pattern density region in the peripheral section of the semiconductor chip. When there are a high pattern density area and a low pattern density area in patterns such as the gate electrodes and the wiring lines, the size of the gate electrode or wiring line becomes smaller or thinner than the size of the originally designed gate electrode or wiring line. As a result, the deviation is caused in the sizes of the gate electrodes and wiring lines. The reason is thought of as follows.
- A photo-resist is used, when a fine pattern forming process such as a process of forming a gate electrode and a wiring line is carried out in a semiconductor device manufacturing process. A method of forming a positive type photo-resist pattern will be described below.
- First, resist material is applied onto a silicon wafer and a resist layer is formed. Subsequently, the resist layer is exposed using a predetermined mask. The resist material in the exposed part is subjected to light reaction so that the resist material becomes soluble to resist developer. The soluble resist layer is developed using the resist developer. Then, only a part of the resist layer which has been not exposed remains and is formed as a resist pattern.
- Generally, the resist pattern formed on the silicon wafer has a high pattern density region and a low pattern density region. In this case, in the development of the resist pattern, the development proceeds fast in the low pattern density region of the resist pattern, compared with the high pattern density region of the resist pattern. The difference in the development rate would be caused because development solution becomes excessive relatively in the low pattern density region of the resist pattern so that the development proceeds fast. As the result, the resist pattern is more excessively developed in the low pattern density region of the resist pattern than in the high pattern density region of the resist pattern. The gate electrode and the wiring line are formed using the above-mentioned resist pattern as a mask. For this reason, the deviation is caused in the size of the formed gate electrode and wiring line. The deviation in the size of the formed gate electrode leads the deviation in the characteristics of the gate electrode such as a threshold voltage. Also, the deviation in the size of the wiring line leads the deviation in the characteristics of the wiring line such as the wiring line capacity and the wiring line resistance. In any case, it brings about hindrance to the operation of the manufactured semiconductor circuit. In case of the worst, the wiring line is broken and a connection part of the wiring lines is broken. As a result, the formed device itself sometimes becomes fault.
- Also, TEG (Test Element Group) chips for a test are formed on the silicon wafer other than product chips. Using the TEG chip, the analysis and evaluation of the process, device and circuit are carried out. The TEG chip has a TEG region which contains a TEG. The TEG is composed of a plurality of devices which are different from each other in size and a plurality of wiring patterns which are different from each other in width and length. The TEG is used to monitor the characteristics of the device formed on the silicon wafer and the forming state of the wiring lines.
- A plurality of pads are provided for the TEG region of the TEG chip. Each device and each wiring line of the TEG are connected with the pads. By pushing probes of a test apparatus to the pads, the characteristics of each device and each wiring line of the TEG can be monitored. The size of the pad is larger than the device and the wiring line. Thus, the pad occupies a great part of the TEG region. Therefore, the TEG chip has a lower pattern density than the product chip. When the product chip is a chip for 64M DRAM, the pattern density of the product chip is 36.3% in the gate electrode and the pattern density of the TEG chip is 15.3%. In the future, even if the gate density of the product chip increases, it is difficult to increase the pattern density of the TEG chip. This is because the pattern density of the TEG region of the TEG chip is under a restriction in the total size of the plurality of pads which occupy a great part of the TEG region.
- In this way, in case where devices and wiring lines are formed in the product chip and the TEG chip on the silicon wafer, the difference in pattern density is caused between the product chip and the TEG chip. Therefore, the deviation is caused in the sizes of the devices and wiring lines which are formed in the product chip and the TEG chip. Especially, the devices and the wiring lines of the TEG chip are formed in the lower pattern density than that of the product chip as mentioned above. Therefore, the device and the wiring line of the TEG chip are formed in the size different from the previously designed size. As a result, inconvenience is present that the characteristics of the device formed in the TEG chip cannot be correctly monitored using the device and the wiring lines formed actually. Especially, the above inconvenience is easy to occur in a gate electrode formed in the TEG chip.
- Japanese Laid Open Patent Application (JP-A-Heisei 4-130709: a first conventional example) is known to prevent the occurrence of the deviation in the characteristics of the gate electrode and wiring line. In the first conventional example, a wiring pattern (a dummy pattern) is arranged in a free space in a semiconductor chip with no relation of circuit connection. FIG. 1 is a cross sectional view of a semiconductor memory device in the first conventional example. Referring to FIG. 1, there are a region where an
actual pattern 102 is formed and a region where theactual pattern 102 is not formed on asemiconductor substrate 101. Adummy pattern 103 is formed in the region where theactual pattern 102 is not formed. Thus, the difference in pattern density on thesemiconductor substrate 101 is made gentle. As a result, the deviation in the size of the wiring line formed on thesemiconductor substrate 101 is prevented. - Otherwise, Japanese Laid Open Patent Application (JP-A-Heisei 9-311432: a second conventional example) is known to prevent the deviation in the characteristic of a gate electrode and a wiring line. In the second conventional example, a pattern is formed on the semiconductor chip using a photo-resist as a mask. In the method of forming a pattern, a dummy pattern is formed in a free space where an actual pattern is not formed, to have the same pattern width as the actual pattern. The pattern density of the free space where the dummy pattern is formed is approximately the same as that of a region where the actual pattern is formed.
- FIG. 2 is a plan view showing the pattern which is formed by the pattern forming method for the semiconductor device in the second conventional example. Referring to FIG. 2, a
product chip 111 and aTEG chip 112 are provided adjacently to each other. Theproduct chip 111 contains agate electrode 113. TheTEG chip 112 contains agate electrode 113, animpurity region 114 and adummy pattern 116. Theimpurity region 114 is a part of the TEG. Theproduct chip 111 and theTEG chip 112 are separated by ascribe region 115. Thescribe region 115 is used when the chips are separated. The pattern width of thedummy pattern 116 is approximately equal to that of thegate electrode 113 formed in the product chip region. In this way, as shown in FIG. 2, in the second conventional example, the pattern density is made approximately uniform over theproduct chip 111 and theTEG chip 112. The second conventional example prevents the deviation in the size of the gate electrode and the size of the wiring line. - According to the second conventional example, the design of the dummy pattern is necessary in the TEG chip region in addition to the design of the TEG. Therefore, the design of the TEG chip region becomes complicated.
- Therefore, an object of the present invention is to provide a semiconductor device manufacturing method and a semiconductor wafer in which a pattern density of a TEG region where TEG is formed is adjusted to that of a product chip region.
- Another object of the present invention is to provide a semiconductor device manufacturing method and a semiconductor wafer in which a deviation in the size of a resist pattern can be prevented.
- Still another object of the present invention is to provide a semiconductor device manufacturing method and a semiconductor wafer in which local deviation in pattern density in a TEG chip region can be prevented.
- In an aspect of the present invention, a method of manufacturing a semiconductor device, is attained by (a) providing a first chip region and a second chip region on a silicon wafer, wherein a first resist pattern for the semiconductor device is to be formed in the first chip region, and the second chip region includes a plurality of characteristic evaluation regions for the semiconductor device, and a second resist pattern is to be formed in each of the plurality of characteristic evaluation regions for the semiconductor device; and by (b) determining a data rate of the second chip region based on a data rate of the first chip region.
- The (b) determination may be attained by determining the data rate of the second chip region such that a ratio of the data rate of the first chip region to the data rate of the second chip region is in a range of 1/4 to 4.
- Also, each of the a plurality of characteristic evaluation regions may include a first region and a second region, and a size of the first region and a data rate of the first region are previously determined. In this case, the method may further include: (c) determining the number of the characteristic evaluation regions based on the size of the first region, the data rate of the first region, a data rate of the region, and a size of the first chip region. In this case, the method may further include: (d) determining a size of the second region based on the number of the characteristic evaluation regions, the size of the first chip region, and the size of the first region.
- Also, the data rate of the second region may be uniform over the second region, and the data rate of the second region may be locally high. Also, the first region and the second region may be provided adjacently, and the first region may be provided in the characteristic evaluation region at an optional position, and a region of the characteristic evaluation region other than the first region is the second region.
- In another aspect of the present invention, a recording medium in which a program is stored for a method of manufacturing a semiconductor device. The method of manufacturing a semiconductor device, is attained by (a) providing a first chip region and a second chip region on a silicon wafer, wherein a first resist pattern for the semiconductor device is to be formed in the first chip region, and the second chip region includes a plurality of characteristic evaluation regions for the semiconductor device, and a second resist pattern is to be formed in each of the plurality of characteristic evaluation regions for the semiconductor device; and by (b) determining a data rate of the second chip region based on a data rate of the first chip region.
- The (b) determination may be attained by determining the data rate of the second chip region such that a ratio of the data rate of the first chip region to the data rate of the second chip region is in a range of 1/4 to 4.
- Also, each of the a plurality of characteristic evaluation regions may include a first region and a second region, and a size of the first region and a data rate of the first region are previously determined. In this case, the method may further include: (c) determining the number of the characteristic evaluation regions based on the size of the first region, the data rate of the first region, a data rate of the region, and a size of the first chip region. In this case, the method may further include: (d) determining a size of the second region based on the number of the characteristic evaluation regions, the size of the first chip region, and the size of the first region.
- Also, the data rate of the second region may be uniform over the second region, and the data rate of the second region may be locally high. Also, the first region and the second region may be provided adjacently, and the first region may be provided in the characteristic evaluation region at an optional position, and a region of the characteristic evaluation region other than the first region is the second region.
- In order to achieve still another aspect of the present invention, a semiconductor wafer includes a first chip region and a second chip region. A first resist pattern for a semiconductor device is to be formed in the first chip region. The second chip region includes a plurality of characteristic evaluation regions for the semiconductor device, and a second resist pattern is to be formed in each of the plurality of characteristic evaluation regions for the semiconductor device. Each of the a plurality of characteristic evaluation regions includes a first region and a second region, a test pattern for characteristic test of the semiconductor device is to be formed in the first region.
- Also, it is desirable that a ratio of the data rate of the first chip region to the data rate of the second chip region is in a range of 1/4 to 4. Also, the number of the characteristic evaluation regions may be determined based on the size of the first region, the data rate of the first region, a data rate of the region, and a size of the first chip region. In addition, a size of the second region may be determined based on the number of the characteristic evaluation regions, the size of the first chip region, and the size of the first region.
- FIG. 1 is a cross sectional view showing a semiconductor memory device in a first conventional example;
- FIG. 2 is a plan view showing a pattern formed by a pattern forming method for a semiconductor device in a second conventional example;
- FIG. 3 is a diagram showing a chip arrangement of semiconductor devices on a silicon wafer of the present invention;
- FIG. 4 is a diagram showing a product chip and a TEG chip which are formed on the silicon wafer according to a first embodiment of the present invention;
- FIG. 5 is a diagram showing the product chip and the TEG chip adjacent to the product chip according to the first embodiment of the present invention;
- FIGS. 6A to6C are cross sectional views showing a resist pattern forming method in the semiconductor device manufacturing method according to the first embodiment of the present invention;
- FIG. 7 is a diagram showing the product chip and the TEG chip provided on a silicon wafer according to a second embodiment of the present invention;
- FIG. 8 is a plan view showing a specific example of a resist pattern of a dummy region in the second embodiment;
- FIG. 9 is a plan view showing another specific example of a resist pattern of a dummy region in the second embodiment; and
- FIGS. 10A to10C are cross sectional views showing a resist pattern forming method in the semiconductor device manufacturing method according to the second embodiment of the present invention.
- Hereinafter, a semiconductor device manufacturing method of the present invention will be described below in detail with reference to the attached drawings.
- First, FIG. 3 shows a semiconductor wafer according to the first embodiment of the present invention. Referring to FIG. 3, a plurality of chip regions are provided on a silicon wafer1 in the form of meshes. The plurality of chip regions composed of
product chip regions 2 andTEG chip regions 3. In theproduct chip region 2, a desired semiconductor circuit is formed. In theTEG chip region 3, a device for characteristic evaluation is formed. - FIG. 4 shows an arrangement state in which the
product chip region 2 and theTEG chip region 3 are adjacent to each other with respect to the Y direction. Referring to FIG. 2, the chip region has a rectangular shape with the length of Xr in an X direction and the length of Yr in a Y direction. TheTEG chip region 3 is composed of a plurality of datarate adjusting regions 36 as characteristic evaluation regions. In the first embodiment, the datarate adjusting region 36 is composed of one set of aTEG region 31 and afree space 32. The above-mentioned device for characteristic evaluation is formed in theTEG region 31. In the first embodiment, any dummy pattern for adjusting a pattern density of theTEG region 31 to theproduct chip region 2 is not formed in theTEG region 31. TheTEG region 31 has a rectangular shape with the length of Xr in the X direction and the length of Yt in the Y direction. The size of theTEG region 31 is predetermined to satisfy the following equation: - Yr=n×Yt (n is a natural number)
- It is sufficient that the
TEG regions 31 necessary to evaluate the characteristics are provided for theTEG chip region 3 at least. TheTEG chip region 3 is not always necessary to be composed of only theTEG regions 31. - Any pattern is not formed in the
free space 32. Thefree space 32 is rectangular to have the length of Xr in the X direction and the length of Yv in the Y direction. The size of thefree space 32 is determined based on a data rate of the datarate adjusting region 36, as described later. - Through a plurality of processes carried out to the
product chip region 2 and theTEG chip region 3, desired semiconductor devices are formed in theproduct chip region 2 and theTEG chip region 3. A process of forming a resist pattern on both of the chip regions is contained in the plurality of processes. The data rate or pattern density of theproduct chip region 2 and the data rate ofTEG region 31 are previously determined with respect to the formed resist pattern. Also, the data rate offree space 32 is “0” or “1”. Here, when a resist pattern is formed in a region, the data rate of the region is defined as a ratio of an area of a part of the region where the resist pattern remains, to an area of the whole region. The region is such as theproduct chip region 2, theTEG region 31, and thefree space 32. - When a ratio of the data rate of the data
rate adjusting region 36 to the data rate of theproduct chip region 2 falls within a predetermined range, the size deviation is not caused in the resist pattern formed in theproduct chip region 2 and theTEG chip region 3. It is desirable that the ratio of data rate in this case is in a range of 1/4 to 4. It is more desirable that this ratio of the data rate is approximately “1”. Therefore, the ratio of the data rate of the datarate adjusting region 36 to the data rate of theproduct chip region 2 is set to be in the range of 1/4 to 4. At this time, the ratio of the data rate of theproduct chip region 2 and the data rate of theTEG chip region 3 falls within the range of 1/4 to 4. - Next, a method of manufacturing a semiconductor device according to the first embodiment of the present invention will be described below. In the first embodiment, a positive type photo-resist is used for forming a resist pattern. It should be noted that the resist material to be used is not limited to the positive type photo-resist.
- FIGS. 6A to6C are cross sectional views showing the semiconductor device manufacturing method according to the first embodiment of the present invention. These sectional views are the cross sections of the
product chip region 2 and theTEG chip region 3 shown with FIG. 5 along the line A-A′. The arrangement of theTEG region 31 in theTEG chip region 3 is previously determined. A method of determining the arrangement of theTEG region 31 will be described later. - As shown in FIG. 6A, resist material is applied on the
product chip region 2 and theTEG chip region 3 to form a resistlayer 40. Subsequently, as shown in FIG. 6B, the resistlayer 40 is exposed using amask 41 for theproduct chip region 2. The resistlayer 40 is exposed using amask 42 for theTEG region 31. In this case, thefree space 32 is not exposed. Lastly, as shown in FIG. 6C, the resistlayer 40 is developed using developer. After the developing process, a resistpattern 43 and a resistpattern 44 are formed in theproduct chip region 2 and in theTEG chip region 3, respectively. The resist material is remained in thefree space 32 to form a resistpattern 45. - Next, a method of determining the arrangement of the
TEG region 31 will be described below. The number ofTEG regions 31 necessary to test the characteristics of the semiconductor device is previously determined. - The
mask 41 for theproduct chip region 2 and themask 42 for theTEG region 31 are previously designed. The resist patterns are formed in theproduct chip region 2 and theTEG region 31 using thesemasks product chip region 2 and the data rate Dt (0≦Dt≦1) of theTEG region 31 are previously determined. In the first embodiment, because the resist pattern remains in thefree space 32, the data rate of thefree space 32 is “1”. Also, when any resist pattern is not formed in thefree space 32, the data rate of thefree space 32 is “0”. - It is supposed that the number of
TEG regions 31 which should be provided for theTEG chip region 3 is St (St is a natural number). The number ofTEG regions 31 St is equal to or more than the number of TEG regions necessary to test the characteristic of the semiconductor device. The number ofTEG regions 31 St is determined based on the data rate of theproduct chip region 2 and the data rate of theTEG chip region 3. - The data rate Dtc of the
TEG chip region 3 is expressed by the following equation. - Dtc=((area of TEG region)×(data rate of TEG region)+(area of free space)×(data rate of free space)÷(area of TEG chip region)
-
- In the present invention, the ratio of the data rate Dr of the
product chip region 2 to the data rate Dtc of theTEG chip region 3 is in a range of 1/4 to 4. The relation of the data rate Dr of theproduct chip region 2 and the data rate Dtc of theTEG chip region 3 satisfies the following equation (2). -
- Out of the values of St which satisfies the equation (3), the
TEG regions 31 equal to or more than the number of TEG regions necessary to test the characteristics of the semiconductor device are provided for theTEG chip region 3. In this case, it is desirable that the data rate Dr of theproduct chip region 2 is approximately equal to the data rate Dtc of theTEG chip region 3, as shown by the following equation (4). -
- Next, the arrangement of the
TEG region 31 in theTEG chip region 3 is determined. TheTEG regions 31 St of the number determined above are arranged in theTEG chip region 3. As shown in FIG. 4, in the first embodiment, theTEG chip region 3 is composed of the St datarate adjusting regions 36. The datarate adjusting region 36 is composed of a set of theTEG regions 31 and thefree space 32. TheTEG regions 31 are arranged to have the length of thefree space 32 in the Y direction as an interval. The length of thefree space 32 in the Y direction is determined based on the following equation (6). - A case where the interval between the
TEG regions 31 is constant will be described below as a first example of a modification of the first embodiment. In the first modification, thefree spaces 32 are arranged in the both ends of theTEG chip region 3 in the Y direction. In this case, the interval between theTEG regions 31 is the length Yv of thefree space 32 in the Y direction. The length Yv is determined based on the following equation (7). - A second example of the modification in which the
TEG regions 31 are arranged in the both ends of theTEG chip region 3 in the Y direction will be described. In this case, the interval between theTEG regions 31 is the length Yv of thefree space 32 in the Y direction. The length Yv is determined based n the following equation (8). - Moreover, a third example of the modification in which the
TEG region 31 is arranged in at least an end in the Y direction of theTEG chip region 3 will be described. The length of thefree space 32 in the Y direction is shorter than the interval between theTEG regions 31. In this case, the interval between theTEG regions 31 is equal to or larger than the length Yv determined from the equation (7) and equal to or smaller than Yv determined from the equation (8). - Next, a case where the
TEG region 31 is arranged in an optional position in the datarate adjusting region 36 will be described as a second modification in the first embodiment. For example, oneTEG region 31 is arranged only in either of the top portion, center portion and a bottom portion of the datarate adjusting region 36. In this case, the St datarate adjusting region 36 are arranged in theTEG chip region 3. - The
TEG regions 31 are fixed through all the manufacturing processes when the arrangement of the TEG regions is determined once. Therefore, the arrangement of theTEG region 31 is determined based on which of the resist patterns should be most prevented from development deviation. Also, the arrangement of theTEG region 31 can be determined even if there are a plurality of concerned resist patterns. - In the manufacturing method of the semiconductor device according to the first embodiment of the present invention, the ratio of the data rate of the
product chip region 2 to the data rate of theTEG chip region 3 falls within a predetermined range of 1/4 to 4. Also, the ratio of the data rate of theproduct chip region 2 to the data rate of datarate adjusting region 36 falls within the predetermined range of 1/4 to 4. Therefore, there is no local deviation in the data rate of theTEG chip region 3. In this way, the resist patterns can be formed in theproduct chip region 2 and theTEG chip region 3 without the deviation. - Next, the method of manufacturing the semiconductor device according to the second embodiment of the present invention will be described below.
- Referring to FIG. 7, the
product chip region 2 and theTEG chip region 3 are arranged adjacently with respect to the Y axial. Theproduct chip region 2 is the same as the semiconductor device according to the first embodiment of the present invention. - The
TEG chip region 3 is composed of a plurality of datarate adjusting regions 37. The datarate adjusting region 37 is composed of a set of theTEG regions 31 and adummy region 33. TheTEG region 31 is the same as the semiconductor device according to the first embodiment of the present invention. Thedummy region 33 is provided adjacent to theTEG region 31. Thedummy region 33 has a rectangular shape with the length of Yd (Yd<Yr) in the Y direction and the length Xt in the X direction. A dummy pattern is formed in thedummy region 33. The data rate Dd of thedummy region 33 is 0≦Dd≦1. The size and data rate of thedummy region 33 are determined based on the data rate of datarate adjusting region 37, as described later. - FIGS. 8 and 9 are specific examples of the resist patterns of the
dummy region 33. - As shown in FIG. 8, the pattern regions are arranged in the
dummy region 33 to have a lattice structure. Resist material remains in apattern region 34 when the resist pattern is formed. Thepattern region 34 has a rectangular shape with the length of X1 in the X direction and the length of Y1 in the Y direction. The lengths of X1 and Y1 satisfy the following equation (9). - Xt×Yd×Dd=X1×Y1 (9)
- The left side of the equation (9) shows the region of the resist material which remains in the
dummy region 33 in case of forming the resist pattern. - Also, two or
more pattern regions 34 may be arranged in onedummy region 33. In this case, the size of each of thepattern regions 34 is determined such that the total area of the plurality ofpattern regions 34 is equal to the left side of the equation (9). - Besides, a
pattern region 35 having a line pattern may be arranged in thedummy region 33, as shown in FIG. 9. Thispattern region 35 having the line pattern is a rectangular region with the length of X2 in the X direction and the length of Yd in the Y direction. The length X2 satisfies the following equation (10). - Xt×Yd×Dd=X2×Yd (10)
- The left side of the equation (10) shows an area of the resist material which remains in the
dummy region 33 in case of forming the resist pattern. - Also, two or
more pattern regions 35 may exist in onedummy region 33. In this case, the size of each of thepattern regions 35 is determined such that the total area of the plurality ofpattern regions 35 is equal to the left side of the equation (10). - Next, the manufacturing method of the semiconductor device according to the second embodiment of the present invention will be described below. In the second embodiment, a positive type photo-resist is used to form a resist pattern. It should be noted that the photo-resist to be used is not limited to the positive type.
- FIGS. 10A to10C are cross sectional views showing the manufacturing method of the semiconductor device according to the second embodiment of the present invention. FIGS. 10A to 10C show the cross sectional views along the line A-A′ of the
product chip region 2 and theTEG chip region 3 shown with FIG. 5. - The arrangement of the
TEG regions 31 in theTEG chip region 3 and the data rate of thedummy region 33 are previously determined. A method of determining the arrangement of theTEG region 31 and the data rate of thedummy region 33 will be described later. - Next, a
mask 53 for thedummy region 33 shown in FIG. 8 or FIG. 9 is formed based on the data rate of thedummy region 33. Also, themask 53 for thedummy region 33 may be determined as described below. That is, a plurality of masks are previously prepared for different data rates. When the data rate of thedummy region 33 is determined, one of the plurality of masks is selected based on the determined data rate of thedummy region 33. - Next, a resist
layer 50 is formed on theproduct chip region 2 and theTEG chip region 3, as shown in FIG. 10A. Subsequently, the resistlayer 50 is exposed using themask 51 for theproduct chip region 2, as shown in FIG. 10B. Also, the resistlayer 50 is exposed using themask 52 for theTEG region 31. Further, the resistlayer 50 is exposed using themask 53 for thedummy region 33. Last, the exposed resistlayer 50 is developed, as shown in FIG. 10C. As a result, a resistpattern 54 and a resistpattern 55 are formed in theproduct chip region 2 and in theTEG chip region 3. - Next, a method of determining the arrangement of the
TEG region 31 and the data rate of thedummy region 33 will be described below. The number ofTEG regions 31 necessary to test the characteristics of the semiconductor device is previously determined. - The
masks product chip region 2 and theTEG region 31. The resist patterns are formed using thesemasks product chip region 2 and theTEG region 31. The data rate Dr (0≦Dr≦1) of theproduct chip region 2 and the data rate Dt (0≦Dt≦1) of theTEG region 31 are previously determined. The data rate of thedummy region 33 is temporarily determined as Dd (0≦Dd≦1). - The number of
TEG regions 31 which should be provided for theTEG chip region 3 is St (St: a natural number) in this embodiment. The number ofTEG regions 31 St is equal to or more than the number of TEG regions necessary to test the characteristics. The number of TEG regions St is determined based on the data rate of theproduct chip region 2 and the data rate of theTEG chip region 3. The data rate Dtc of theTEG chip region 3 is determined using the following equation (11). - In the present invention, the ratio of the data rate Dr of the
product chip region 2 to the data rate Dtc of theTEG chip region 3 is in a range of 1/4 to 4. As the following equation (12), the relation of the data rate of theproduct chip region 2 and the data rate of theTEG chip region 3 is as follows. -
- Out of the values of St which satisfies the equation (13), the
TEG regions 31 equal to or more than the number of the TEG regions necessary to test the characteristics are provided for theTEG chip region 3. In this case, it is desirable that the data rate Dr of theproduct chip region 2 is approximately equal to theTEG chip region 3. The equation in this case is shown by the following equation (14). -
- When the number of TEG regions St which satisfies the equation (15) is equal to or more than the number of TEG regions necessary to test the characteristics, the number of
TEG regions 31 which are provided for theTEG chip region 3 satisfy the equation (15). -
-
- Next, the arrangement of the
TEG region 31 in theTEG chip region 3 is previously determined. TheSt TEG regions 31 are arranged in theTEG chip region 3. In the second embodiment, as shown in FIG. 7, theTEG chip region 3 is composed of the St datarate adjusting regions 37. The datarate adjusting region 37 is composed of a set of theTEG regions 31 and thedummy region 33. TheTEG region 31 is arranged to have the length of thedummy region 33 in the Y direction as an interval between theTEG regions 31. The length of thedummy region 33 in the Y direction is determined from the following equation (18). - A first example of a modification of the first embodiment in which the interval between the
TEG regions 31 is constant will be described below. First, thedummy region 33 is arranged in the both ends of theTEG chip region 3 in the Y direction. In this case, the interval between theTEG regions 31 is equal to the length Yd of thedummy region 33 in the Y direction, as determined based on the following equation (19). - In a second example of the modification, the
TEG regions 31 are arranged in the both ends of theTEG chip region 3 in the Y direction. In this case, the interval between theTEG region 31 is equal to the length Yd of thedummy region 33 in the Y direction, as determined from the following equation (20). - Moreover, in a third example of the modification, the
dummy region 33 is arranged at least an end of theTEG chip region 3 in the Y direction. In this case, the length of the arrangeddummy region 33 in the Y direction is shorter than the interval between theTEG regions 31. The interval between theTEG regions 31 is equal to or longer than the length Yd determined from the equation (19) and is equal to or shorter than the length Yd determined from the equation (20). - As the second modification of the second embodiment, a case where the
TEG region 31 is arranged in an optional position in the datarate adjusting region 37. For example, it is supposed that oneTEG region 31 is arranged only in the top portion, the center portion or the bottom portion of the datarate adjusting region 37. That is, the St datarate adjusting regions 37 are arranged in theTEG chip region 3. TheTEG region 31 is arranged in the optional position in the datarate adjusting region 37. - The
TEG region 31 is fixed through all the manufacturing processes when the arrangement of theTEG region 31 is determined once. Therefore, the arrangement of theTEG region 31 is determined based on which of the resist patterns should be most prevented from development deviation. Also, the arrangement of theTEG region 31 can be determined even if there are a plurality of concerned resist patterns. - In the manufacturing method of the semiconductor device according to the second embodiment of the present invention, the ratio of the data rate of the
product chip region 2 to the data rate of theTEG chip region 3 falls within a predetermined range of 1/4 to 4. Also, the interval between theTEG regions 31 is constant. Therefore, there is no local deviation in the data rate of theTEG chip region 3. In this way, the resist patterns can be formed in theproduct chip region 2 and theTEG chip region 3 without the deviation. - A program for the above method of manufacturing the semiconductor device may be stored in a recording medium, and a processor may executes the program. In this case, the number and size of data rate adjusting regions can be automatically determined and the data rate adjusting regions can be automatically arranged in the TEG chip region.
- As described above, according to the semiconductor device manufacturing method and the semiconductor wafer of the present invention, the density of the TEG regions can be adjusted to the pattern density of the product chip region.
- Also, according to the semiconductor device manufacturing method and the semiconductor wafer of the present invention, deviation in the size of the resist pattern used in the semiconductor device manufacturing process can be prevented.
- Moreover, according to the semiconductor device manufacturing method and the semiconductor wafer of the present invention, local deviation in the pattern density of the TEG chip region can be prevented.
Claims (20)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP343786/1999 | 1999-12-02 | ||
JP11-343786 | 1999-12-02 | ||
JP34378699A JP2001160577A (en) | 1999-12-02 | 1999-12-02 | Method of manufacturing semiconductor device and semiconductor wafer |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010003054A1 true US20010003054A1 (en) | 2001-06-07 |
US6319792B2 US6319792B2 (en) | 2001-11-20 |
Family
ID=18364234
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/725,679 Expired - Fee Related US6319792B2 (en) | 1999-12-02 | 2000-11-30 | Semiconductor device manufacturing method and semiconductor wafer |
Country Status (4)
Country | Link |
---|---|
US (1) | US6319792B2 (en) |
JP (1) | JP2001160577A (en) |
KR (1) | KR20010062035A (en) |
TW (1) | TW522458B (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050089776A1 (en) * | 2003-09-29 | 2005-04-28 | Doo-Youl Lee | Resist reflow measurement key and method of forming a fine pattern of a semiconductor device using the same |
US20050127356A1 (en) * | 2003-12-11 | 2005-06-16 | Nanya Technology Corporation | Test mask structure |
US20070101618A1 (en) * | 2005-11-07 | 2007-05-10 | Frederick Peake | Cleat for athletic shoe |
US20090321891A1 (en) * | 2008-06-27 | 2009-12-31 | Fujitsu Microelectronics Limited | Method and apparatus for generating reticle data |
US20100059494A1 (en) * | 2007-01-26 | 2010-03-11 | Tesa Se | Heating element, and heatable pane comprising a heating element |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002217258A (en) * | 2001-01-22 | 2002-08-02 | Hitachi Ltd | Semiconductor device, method for measurement of it and manufacturing method for semiconductor device |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04130709A (en) | 1990-09-21 | 1992-05-01 | Mitsubishi Electric Corp | Method of forming pattern |
JP2625368B2 (en) * | 1993-12-16 | 1997-07-02 | 日本電気株式会社 | Semiconductor substrate |
JPH09270446A (en) * | 1996-03-29 | 1997-10-14 | Toshiba Corp | Semiconductor device inspection apparatus |
JP2998832B2 (en) | 1996-05-23 | 2000-01-17 | 日本電気株式会社 | Semiconductor device pattern forming method |
JP3001417B2 (en) * | 1996-07-30 | 2000-01-24 | 日本電気アイシーマイコンシステム株式会社 | Manufacturing method of semiconductor chip |
JP2970555B2 (en) * | 1996-10-28 | 1999-11-02 | 日本電気株式会社 | Semiconductor device manufacturing method and manufacturing apparatus |
KR100269944B1 (en) * | 1997-03-13 | 2000-12-01 | 윤종용 | Method for testing analysis ability of inspection equipment |
KR19990080238A (en) * | 1998-04-14 | 1999-11-05 | 윤종용 | Reticle for chemical mechanical polishing |
-
1999
- 1999-12-02 JP JP34378699A patent/JP2001160577A/en active Pending
-
2000
- 2000-11-28 TW TW089125197A patent/TW522458B/en not_active IP Right Cessation
- 2000-11-30 US US09/725,679 patent/US6319792B2/en not_active Expired - Fee Related
- 2000-12-01 KR KR1020000072249A patent/KR20010062035A/en not_active Application Discontinuation
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050089776A1 (en) * | 2003-09-29 | 2005-04-28 | Doo-Youl Lee | Resist reflow measurement key and method of forming a fine pattern of a semiconductor device using the same |
US20080280381A1 (en) * | 2003-09-29 | 2008-11-13 | Samsung Electronics Co., Ltd. | Method of forming a fine pattern of a semiconductor device using a resist reflow measurement key |
US7670761B2 (en) | 2003-09-29 | 2010-03-02 | Samsung Electronics Co., Ltd. | Method of forming a fine pattern of a semiconductor device using a resist reflow measurement key |
US20050127356A1 (en) * | 2003-12-11 | 2005-06-16 | Nanya Technology Corporation | Test mask structure |
US7304323B2 (en) | 2003-12-11 | 2007-12-04 | Nanya Technology Corporation | Test mask structure |
US20070101618A1 (en) * | 2005-11-07 | 2007-05-10 | Frederick Peake | Cleat for athletic shoe |
US20100059494A1 (en) * | 2007-01-26 | 2010-03-11 | Tesa Se | Heating element, and heatable pane comprising a heating element |
US9332593B2 (en) * | 2007-01-26 | 2016-05-03 | Tesa Se | Heating element, and heatable pane comprising a heating element |
US20090321891A1 (en) * | 2008-06-27 | 2009-12-31 | Fujitsu Microelectronics Limited | Method and apparatus for generating reticle data |
US8513777B2 (en) * | 2008-06-27 | 2013-08-20 | Fujitsu Semiconductor Limited | Method and apparatus for generating reticle data |
Also Published As
Publication number | Publication date |
---|---|
JP2001160577A (en) | 2001-06-12 |
TW522458B (en) | 2003-03-01 |
KR20010062035A (en) | 2001-07-07 |
US6319792B2 (en) | 2001-11-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1869595B1 (en) | Method of adding fabrication monitors to integrated circuit chips | |
US5598010A (en) | Semiconductor integrated circuit device having dummy pattern effective against micro loading effect | |
JP2998832B2 (en) | Semiconductor device pattern forming method | |
US6531709B1 (en) | Semiconductor wafer and fabrication method of a semiconductor chip | |
US6319792B2 (en) | Semiconductor device manufacturing method and semiconductor wafer | |
US7381575B2 (en) | Device and method for detecting alignment of active areas and memory cell structures in DRAM devices | |
US5502336A (en) | Semiconductor device and manufacturing method thereof | |
US6534803B2 (en) | Electronic device, semiconductor device, and electrode forming method | |
US20070018340A1 (en) | Integrated circuit pad with separate probing and bonding areas | |
KR100193222B1 (en) | Semiconductor Memory and Manufacturing Method | |
US8598704B2 (en) | Semiconductor device | |
US6204073B1 (en) | Shallow trench isolation with conductive hard mask for in-line moat/trench width electrical measurements | |
US6020092A (en) | Partial one-shot electron beam exposure mask and method of forming a partial one-shot electron beam exposure pattern | |
US6054362A (en) | Method of patterning dummy layer | |
US5128738A (en) | Integrated circuit | |
US20010039083A1 (en) | Integrated circuit processing with improved gate electrode fabrication | |
KR100258576B1 (en) | Method for forming micro contacts of semiconductor device | |
EP0514094B1 (en) | Method of fabricating an integrated circuit | |
KR100541798B1 (en) | Tag pattern formation method of semiconductor device | |
US20020151131A1 (en) | Method of forming minute pattern and method of manufacturing semiconductor device | |
JP2003050263A (en) | Semiconductor device and teg arrangement method | |
US5523625A (en) | Semiconductor integrated circuit device having partially constricted lower wiring for preventing upper wirings from short-circuit | |
US6525417B2 (en) | Integrated circuits having reduced step height by using dummy conductive lines | |
KR970011157B1 (en) | Pad electrode of semiconductor device | |
JPH11345847A (en) | Manufacture of semiconductor wafer and semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NEC CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SUMITANI, HIDETOSHI;REEL/FRAME:011323/0393 Effective date: 20001121 |
|
AS | Assignment |
Owner name: NEC ELECTRONICS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:013758/0595 Effective date: 20030110 |
|
AS | Assignment |
Owner name: ELPIDA MEMORY, INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NEC CORPORATION;NEC ELECTRONICS CORPORATION;REEL/FRAME:014981/0119 Effective date: 20040426 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20091120 |