US11774673B2 - Optical communication package structure and method for manufacturing the same - Google Patents

Optical communication package structure and method for manufacturing the same Download PDF

Info

Publication number
US11774673B2
US11774673B2 US17/719,277 US202217719277A US11774673B2 US 11774673 B2 US11774673 B2 US 11774673B2 US 202217719277 A US202217719277 A US 202217719277A US 11774673 B2 US11774673 B2 US 11774673B2
Authority
US
United States
Prior art keywords
main portion
disposed
optical communication
optical
communication package
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US17/719,277
Other versions
US20220236480A1 (en
Inventor
Cheng-Hsuan Wu
Yung-Hui Wang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Semiconductor Engineering Inc
Original Assignee
Advanced Semiconductor Engineering Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Semiconductor Engineering Inc filed Critical Advanced Semiconductor Engineering Inc
Priority to US17/719,277 priority Critical patent/US11774673B2/en
Publication of US20220236480A1 publication Critical patent/US20220236480A1/en
Application granted granted Critical
Publication of US11774673B2 publication Critical patent/US11774673B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/24Coupling light guides
    • G02B6/42Coupling light guides with opto-electronic elements
    • G02B6/43Arrangements comprising a plurality of opto-electronic elements and associated optical interconnections
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H01L25/167Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/10Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type
    • G02B6/12Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/24Coupling light guides
    • G02B6/42Coupling light guides with opto-electronic elements
    • G02B6/4201Packages, e.g. shape, construction, internal or external details
    • G02B6/4204Packages, e.g. shape, construction, internal or external details the coupling comprising intermediate optical elements, e.g. lenses, holograms
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/24Coupling light guides
    • G02B6/42Coupling light guides with opto-electronic elements
    • G02B6/4201Packages, e.g. shape, construction, internal or external details
    • G02B6/4274Electrical aspects
    • G02B6/4279Radio frequency signal propagation aspects of the electrical connection, high frequency adaptations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/02Structural details or components not essential to laser action
    • H01S5/026Monolithically integrated components, e.g. waveguides, monitoring photo-detectors, drivers
    • H01S5/0261Non-optical elements, e.g. laser driver components, heaters
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/02Structural details or components not essential to laser action
    • H01S5/028Coatings ; Treatment of the laser facets, e.g. etching, passivation layers or reflecting layers
    • H01S5/0282Passivation layers or treatments
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/10Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type
    • G02B6/12Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind
    • G02B2006/12035Materials
    • G02B2006/12061Silicon
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/24Coupling light guides
    • G02B6/42Coupling light guides with opto-electronic elements
    • G02B6/4201Packages, e.g. shape, construction, internal or external details
    • G02B6/4204Packages, e.g. shape, construction, internal or external details the coupling comprising intermediate optical elements, e.g. lenses, holograms
    • G02B6/421Packages, e.g. shape, construction, internal or external details the coupling comprising intermediate optical elements, e.g. lenses, holograms the intermediate optical component consisting of a short length of fibre, e.g. fibre stub
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/24Coupling light guides
    • G02B6/42Coupling light guides with opto-electronic elements
    • G02B6/4201Packages, e.g. shape, construction, internal or external details
    • G02B6/4219Mechanical fixtures for holding or positioning the elements relative to each other in the couplings; Alignment methods for the elements, e.g. measuring or observing methods especially used therefor
    • G02B6/4228Passive alignment, i.e. without a detection of the degree of coupling or the position of the elements
    • G02B6/423Passive alignment, i.e. without a detection of the degree of coupling or the position of the elements using guiding surfaces for the alignment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA

Definitions

  • the present disclosure relates to a package structure and a manufacturing method, and to an optical communication package structure including at least one via structure for vertical electrical connection and a method for manufacturing the optical communication package structure.
  • a photonic-electronic hybrid package structure may be used to be a receiver, a transmitter or a transceiver.
  • the electrical connection in the hybrid package structure is generally through wire bonding.
  • the lengths of the bonding wires are too long resulting in a further decrease in transmission speed while power consumption is increased.
  • an optical communication package structure includes a wiring structure, at least one via structure, a redistribution structure, at least one optical device and at least one electrical device.
  • the wiring structure includes a main portion and a conductive structure disposed on an upper surface of the main portion.
  • the main portion defines at least one through hole extending through the main portion.
  • the via structure is disposed in the at least one through hole of the main portion and electrically connected to the conductive structure.
  • the redistribution structure is disposed on a lower surface of the main portion and electrically connected to the via structure.
  • the optical device is disposed adjacent to the upper surface of the main portion and electrically connected to the conductive structure.
  • the electrical device is disposed on and electrically connected to the conductive structure.
  • a method for manufacturing an optical communication package structure includes: (a) providing a wafer including a main portion and a conductive structure disposed on an upper surface of the main portion; (b) forming at least one through hole extending through the main portion to expose a portion of the conductive structure; (c) forming at least one via structure in the at least one through hole of the main portion and forming a redistribution structure on a lower surface of the main portion; and (d) electrically connecting at least one electrical device to the conductive structure.
  • FIG. 1 illustrates a cross-sectional view of an optical communication package structure according to some embodiments of the present disclosure.
  • FIG. 2 illustrates a cross-sectional view of an optical communication package structure according to some embodiments of the present disclosure.
  • FIG. 3 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
  • FIG. 4 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
  • FIG. 5 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
  • FIG. 6 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
  • FIG. 7 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
  • FIG. 8 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
  • FIG. 9 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
  • FIG. 10 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
  • FIG. 11 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
  • FIG. 12 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
  • FIG. 13 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
  • FIG. 14 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
  • FIG. 15 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
  • FIG. 16 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
  • FIG. 17 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
  • FIG. 18 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
  • first and second features are formed or disposed in direct contact
  • additional features may be formed or disposed between the first and second features, such that the first and second features may not be in direct contact
  • present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
  • a through silicon via (TSV) technology is used to increase transmission speed.
  • TSV through silicon via
  • the through silicon via is difficult to manufacture together with integrated circuits of a wafer. This is due to the multi-stage heating process of manufacturing the integrated circuits of the wafer may damage the through silicon via.
  • At least some embodiments of the present disclosure provide for an optical communication package structure which has improved transmission speed and reduced power consumption.
  • the optical communication package structure includes at least one via structure and a redistribution structure electrically connected to the via structure.
  • At least some embodiments of the present disclosure further provide for techniques for manufacturing the optical communication package structure to prevent the via structure from damaging or missing.
  • FIG. 1 illustrates a cross-sectional view of an optical communication package structure 1 according to some embodiments of the present disclosure.
  • the optical communication package structure 1 includes a wiring structure 10 , at least one via structure 20 , a redistribution structure 30 , at least one optical device 40 , at least one electrical device 50 , at least one waveguide 60 and a plurality of solder bumps 81 .
  • the optical communication package structure 1 may be a photonic-electronic hybrid package structure.
  • the wiring structure 10 includes a main portion 11 and a conductive structure 12 .
  • the main portion 11 has an upper surface 111 and a lower surface 112 opposite to the upper surface 11 , and defines at least one through hole 113 extending through the main portion 11 and at least one groove 115 recessed from the upper surface 111 .
  • an aspect ratio of the through hole 113 may be less than or about equal to 1.66.
  • a material of the main portion 11 may include silicon.
  • the conductive structure 12 is disposed on the upper surface 111 of the main portion 11 .
  • the conductive structure 12 includes a dielectric structure 121 , at least one circuit layer 122 , at least one bonding pad 123 and a plurality of metal bumps 124 .
  • the dielectric structure 121 covers the upper surface 111 of the main portion 11 , and includes a plurality of dielectric layers stacked on one another. A material of the dielectric layers is different from a material of the main portion 11 .
  • the at least one circuit layer 122 is embedded in the dielectric layers of the dielectric structure 121 .
  • the at least one circuit layer 122 may include a plurality of circuit layers 122 electrically connected to each other through a plurality of inner vias.
  • the at least one bonding pad 123 is disposed adjacent to or disposed on the upper surface 111 of the main portion 11 and electrically connected to the circuit layer 122 through the inner vias.
  • the at least one bonding pad 123 may include a plurality of bonding pads 123 disposed adjacent to or exposed from a lower surface of the conductive structure 12 .
  • the bonding pads 123 may be a portion of a circuit layer.
  • the metal bumps 124 are disposed adjacent to an upper surface of the conductive structure 12 . As shown in FIG. 1 , the metal bumps 124 are disposed on and electrically connected to the topmost circuit layer 122 .
  • the dielectric structure 121 defines a plurality of openings 125 to expose a portion of the topmost circuit layer 122 , and the metal bumps 124 may be disposed in the openings 125 and on the topmost circuit layer 122 . Further, the metal bumps 124 may protrude from the upper surface of the conductive structure 12 .
  • the via structure 20 is disposed in the at least one through hole 113 of the main portion 11 and electrically connected to the conductive structure 12 .
  • the via structure 20 may extend through the main portion 11 .
  • the via structure 20 includes a first passivation layer 21 , a metal layer 22 and a second passivation layer 23 .
  • the first passivation layer 21 is disposed in the through hole 113 of the main portion 11 and covers a side wall 114 of the through hole 113 .
  • the first passivation layer 21 may be formed from a dry film (e.g., a negative photoresist), a silicon oxide, or a silicon nitride.
  • the metal layer 22 covers the first passivation layer 21 and is electrically connected to the at least one bonding pad 123 .
  • the metal layer 22 may be formed from copper or alloy.
  • a top surface of the metal layer 22 is substantially coplanar with a top surface of the first passivation layer 21 . That is, the first passivation layer 21 does not cover the top surface of the metal layer 22 . Thus, the top surface of the metal layer 22 is exposed from the first passivation layer 21 to contact the bonding pad 123 .
  • the top surface of the metal layer 22 , the top surface of the first passivation layer 21 are substantially coplanar with the upper surface 111 of the main portion 11 .
  • the metal layer 22 defines a central hole, and the second passivation layer 23 fills the central hole defined by the metal layer 22 .
  • the second passivation layer 23 may be formed from a dry film. The material of the second passivation layer 23 may be same as or different from the material of the first passivation layer 21 .
  • the redistribution structure 30 is disposed on the lower surface 112 of the main portion 11 and electrically connected to the via structure 20 .
  • the redistribution structure 30 includes a first passivation layer 31 , a redistribution layer 32 , a plurality of bonding pads 33 and a second passivation layer 34 .
  • the first passivation layer 31 is disposed on the lower surface 112 of the main portion 11 .
  • the first passivation layer 31 may be formed from a dry film, a silicon oxide, or a silicon nitride.
  • the redistribution layer 32 is disposed on the first passivation layer 31 and electrically connected to the metal layer 22 of the via structure 20 .
  • the redistribution layer 32 may be formed from copper or alloy.
  • the bonding pads 33 are disposed on and electrically connected to the redistribution layer 32 .
  • the second passivation layer 34 covers the redistribution layer 32 and the first passivation layer 31 .
  • the second passivation layer 34 may be formed from a dry film.
  • the first passivation layer 31 of the redistribution structure 30 and the first passivation layer 21 of the via structure 20 may be formed integrally and concurrently.
  • the redistribution layer 32 of the redistribution structure 30 and the metal layer 22 of the via structure 20 may be formed integrally and concurrently
  • the second passivation layer 34 of the redistribution structure 30 and the second passivation layer 23 of the via structure 20 may be formed integrally and concurrently.
  • the optical device 40 may be, for example, a photo detector, a laser diode or a modulator.
  • the optical device 40 is disposed adjacent to the upper surface 111 of the main portion 11 and electrically connected to the at least one bonding pad 123 of the conductive structure 12 .
  • the dielectric structure 121 of the conductive structure 12 may cover the optical device 40 .
  • the optical device 40 may be disposed adjacent to the boundary between the dielectric structure 121 of the conductive structure 12 and the main portion 11 .
  • the optical device 40 may be embedded in the dielectric structure 121 of the conductive structure 12 and/or the main portion 11 .
  • the electrical device 50 may be, for example, a trans-impedance amplifier (TIA) or a driver.
  • the electrical device 50 is disposed on and electrically connected to the conductive structure 12 by flip-chip bonding.
  • the electrical device 50 may be bonded to the metal bumps 124 of the conductive structure 12 .
  • the electrical device 50 may perform vertical electrical connection through the via structure 20 and the redistribution structure 30 , thereby resulting in an increase in transmission speed while power consumption may be decreased. This is due to the via structure 20 and the redistribution structure 30 shorten the electric transmission path.
  • the via structure 20 and the redistribution structure 30 may reduce a volume of the optical communication package structure 1 about 30%.
  • the waveguide 60 is disposed adjacent to the upper surface 111 of the main portion 11 and corresponds to the optical device 40 .
  • the dielectric structure 121 of the conductive structure 12 may cover the waveguide 60 .
  • An end of the waveguide 60 may be exposed from a lateral side surface of the dielectric structure 121 of the conductive structure 12 .
  • solder bumps 81 are mounted on the bonding pads 33 of the redistribution structure 30 for external connection.
  • FIG. 2 illustrates a cross-sectional view of an optical communication package structure 1 a according to some embodiments of the present disclosure.
  • the optical communication package structure 1 a is similar to the optical communication package structure 1 shown in FIG. 1 , except that the optical communication package structure 1 a further includes a package substrate 71 , a mother board 72 , a switch device 73 , a laser device 91 and at least one optical transmission element 92 .
  • the redistribution structure 30 may be electrically connected to the package substrate 71 through the solder bumps 81 .
  • the switch device 73 may be disposed on and electrically connected to the package substrate 71 to perform data processing.
  • the package substrate 71 may be disposed on and electrically connected to the mother board 72 through a plurality of solder bumps 82 .
  • the laser device 91 may be disposed on and electrically connected to the mother board 72 .
  • the optical transmission element 92 has a first end 921 coupling to the optical device 40 and a second end 922 coupling to the laser device 91 .
  • the optical transmission element 92 may be an optical fiber.
  • the first end 921 of the optical transmission element 92 may be disposed in the groove 115 of the main portion 11 , and the waveguide 60 may be disposed between the optical device 40 and the first end 921 of the optical transmission element 92 for guiding the light from the optical transmission element 92 into the optical device 40 .
  • the light from the laser device 91 is coupled into the optical transmission element 92 .
  • the optical transmission element 92 transmits the light for a distance
  • the light is coupled into the waveguide 60 from the first end 921 of the optical transmission element 92 .
  • the light is coupled to the optical device 40 from one end of the waveguide 60 .
  • the optical device 40 such as a photo detector may convert the light into a current signal
  • the electrical device 50 such as a trans-impedance amplifier (TIA) may convert the current signal into a voltage signal.
  • the switch device 73 may process the voltage signal.
  • Another electrical device 50 such as a driver may apply a bias on the voltage signal to drive a laser diode as a transmitter.
  • FIG. 3 through FIG. 16 illustrate a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
  • the method is for manufacturing an optical communication package structure such as the optical communication package structure 1 shown in FIG. 1 .
  • a wafer 10 ′ is provided.
  • the wafer 10 ′ includes a main portion 11 and a conductive structure 12 .
  • the main portion 11 has an upper surface 111 and a lower surface 112 opposite to the upper surface 11 .
  • a material of the main portion 11 may include silicon.
  • the conductive structure 12 is disposed on the upper surface 111 of the main portion 11 .
  • the conductive structure 12 includes a dielectric structure 121 , at least one circuit layer 122 and at least one bonding pad 123 .
  • the dielectric structure 121 covers the upper surface 111 of the main portion 11 , and includes a plurality of dielectric layers stacked on one another.
  • a material of the dielectric layers is different from a material of the main portion 11 .
  • the at least one circuit layer 122 is embedded in the dielectric layers of the dielectric structure 121 .
  • the at least one circuit layer 122 may include a plurality of circuit layers 122 electrically connected to each other through a plurality of inner vias.
  • the at least one bonding pad 123 is disposed adjacent to or disposed on the upper surface 111 of the main portion 11 and electrically connected to the circuit layer 122 through the inner vias.
  • the at least one bonding pad 123 may include a plurality of bonding pads 123 disposed adjacent to or exposed from a lower surface of the conductive structure 12 .
  • the bonding pads 123 may be a portion of a circuit layer.
  • the dielectric structure 121 defines a plurality of openings 125 to expose a portion of the topmost circuit layer 122 .
  • the wafer 10 ′ may further include at least one optical device 40 and at least one waveguide 60 .
  • the optical device 40 may be, for example, a photo detector, a laser diode or a modulator.
  • the optical device 40 is disposed adjacent to the upper surface 111 of the main portion 11 and electrically connected to the at least one bonding pad 123 of the conductive structure 12 .
  • the dielectric structure 121 of the conductive structure 12 may cover the optical device 40 .
  • the optical device 40 may be disposed adjacent to the boundary between the dielectric structure 121 of the conductive structure 12 and the main portion 11 .
  • the optical device 40 may be embedded in the dielectric structure 121 of the conductive structure 12 and/or the main portion 11 .
  • the waveguide 60 is disposed adjacent to the upper surface 111 of the main portion 11 and corresponds to the optical device 40 .
  • the dielectric structure 121 of the conductive structure 12 may cover the waveguide 60 .
  • An end of the waveguide 60 may be exposed from a lateral side surface of the dielectric structure 121 of the conductive structure 12 .
  • a carrier structure 95 is disposed on the wafer 10 ′ to cover the conductive structure 12 .
  • the carrier structure 95 may include an adhesive 951 covering the conductive structure 12 and a glass substrate 952 disposed on the adhesive 951 .
  • the conductive structure 12 of the wafer 10 ′ is attached to the glass substrate 952 through the adhesive 951 .
  • the main portion 11 of the wafer 10 ′ is thinned by, for example, grinding, from its lower surface 112 .
  • the main portion 11 may be thinned to a thickness of about 75 ⁇ m to about 100 ⁇ m.
  • At least one through hole 113 is formed to extend through the main portion 11 to expose a portion of the conductive structure 12 by, for example, photolithography process (e.g., including exposure and development) and dry etching, from the lower surface 112 of the main portion 11 .
  • the exposed portion of the conductive structure 12 may be a portion of the at least one bonding pad 123 .
  • an aspect ratio of the through hole 113 may be less than or about equal to 1.66.
  • a first passivation material 96 is formed in the at least one through hole 113 of the main portion 11 and on the lower surface 112 of the main portion 11 by, for example, vacuum suction or chemical vapor deposition (CVD).
  • the first passivation material 96 may be a dry film (attached by vacuum suction), a silicon oxide (formed by CVD), or a silicon nitride (formed by CVD).
  • a portion of the first passivation material 96 in the at least one through hole 113 may form a first passivation layer 21 of the via structure 20 ( FIG. 9 ), and a portion of the first passivation material 96 on the lower surface 112 may form a first passivation layer 31 of the redistribution structure 30 ( FIG. 9 ). It is noted that, in this stage, the first passivation layer 31 does not cover the bonding pad 123 completely. That is, a portion of the bonding pad 123 is exposed in the through hole 113 .
  • a metal material 97 is formed on the first passivation material 96 by, for example, electroplating.
  • the metal material 97 may be copper or alloy.
  • a portion of the metal material 97 on the first passivation layer 21 may form a metal layer 22 of the via structure 20 ( FIG. 9 ) and may define a central hole, and a portion of the metal material 97 on the first passivation layer 31 may be patterned to form a redistribution layer 32 of the redistribution structure 30 ( FIG. 9 ).
  • a second passivation material 98 is formed on the metal material 97 by, for example, vacuum suction.
  • the second passivation material 98 may be a dry film.
  • a portion of the second passivation material 98 on the metal layer 22 may fill the central hole defined by the metal layer 22 to form a second passivation layer 23 of the via structure 20
  • a portion of the second passivation material 98 on the redistribution layer 32 may form a second passivation layer 34 of the redistribution structure 30 .
  • at least one via structure 20 (including the first passivation layer 21 , the metal layer 22 and the second passivation layer 23 ) is formed.
  • the via structure 20 is not formed together with or before the conductive structure 12 of the wafer 10 ′ (e.g., the via structure 20 is formed after the formation of the conductive structure 12 ), the multi-stage heating process of manufacturing the conductive structure 12 of the wafer 10 ′ may not damage the via structure 20 . That is, the via structure 20 may not be influenced by the multi-stage heating process of manufacturing the conductive structure 12 , and the yield of the via structure 20 is improved.
  • the second passivation material 98 may further define a plurality of openings 982 to expose a portion of the redistribution layer 32 .
  • a plurality of bonding pads 33 are formed in the openings 982 and on the redistribution layer 32 .
  • the first passivation layer 31 , the redistribution layer 32 , the bonding pads 33 and the second passivation layer 34 may constitute the redistribution structure 30 .
  • solder bumps 81 are formed on the bonding pads 33 for external connection.
  • the electrical device 50 is electrically connected to the conductive structure 12 .
  • the electrical device 50 may be, for example, a trans-impedance amplifier (TIA) or a driver.
  • the redistribution structure 30 on the wafer 10 ′ is disposed on a carrier structure 99 .
  • the carrier structure 99 may include an adhesive 991 attached to the redistribution structure 30 and a glass substrate 992 covering the adhesive 991 . That is, the redistribution structure 30 on the wafer 10 ′ is attached to the glass substrate 992 through the adhesive 991 .
  • the carrier structure 95 (including the glass substrate 952 and the adhesive 951 ) is removed.
  • a plurality of metal bumps 124 are formed in the openings 125 and on the topmost circuit layer 122 .
  • Each of the metal bumps 124 may be a single-layered structure or a multi-layered structure. Further, the metal bumps 124 may protrude from the upper surface of the conductive structure 12 .
  • At least one groove 115 is formed on the main portion 11 from the upper surface 111 of the main portion 11 by, for example, dry etching or wet etching.
  • the groove 115 may be recessed from the upper surface 111 of the main portion 11 .
  • a portion of the dielectric structure 121 may be removed to expose the groove 115 .
  • the groove 115 may be a V-groove.
  • an end of the waveguide 60 may be exposed from a lateral side surface of the dielectric structure 121 of the conductive structure 12 , and may be exposed in the groove 115 .
  • the electrical device 50 is bonded to the metal bumps 124 by, for example, flip chip bonding.
  • the carrier structure 99 (including the glass substrate 992 and the adhesive 991 ) is removed after the electrical device 50 is electrically connected to the conductive structure 12 (e.g., bonded to the metal bumps 124 ). Then, a singulation process is conducted to obtain a plurality of optical communication package structures 1 of FIG. 1 .
  • FIG. 17 through FIG. 18 illustrate a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
  • the method is for manufacturing an optical communication package structure such as the optical communication package structure 1 a shown in FIG. 2 .
  • the initial several stages of the illustrated process are the same as, or similar to, the stages illustrated in FIG. 3 through FIG. 16 .
  • FIG. 17 depicts a stage subsequent to that depicted in FIG. 16 .
  • the redistribution structure 30 of the optical communication package structure 1 is electrically connected to a package substrate 71 through the solder bumps 81 . That is, the optical communication package structure 1 is bonded to the package substrate 71 by flip-chip bonding.
  • a switch device 73 may be disposed on and electrically connected to the package substrate 71 by flip-chip bonding to perform data processing.
  • a plurality of solder bumps 82 may be formed on the package substrate 71 for external connection.
  • the package substrate 71 accompanying with the optical communication package structures 1 and the switch device 73 is electrically connected to a mother board 72 through the solder bumps 82 .
  • a laser device 91 may be disposed on and electrically connected to the mother board 72 .
  • at least one optical transmission element 92 is disposed in the groove 115 of the main portion 11 , so as to obtain the optical communication package structure 1 a of FIG. 2 .
  • the optical transmission element 92 has a first end 921 coupling to the optical device 40 and a second end 922 coupling to the laser device 91 .
  • the optical transmission element 92 may be an optical fiber.
  • the first end 921 of the optical transmission element 92 may be disposed in the groove 115 of the main portion 11 , and the waveguide 60 may be disposed between the optical device 40 and the first end 921 of the optical transmission element 92 for guiding the light from the optical transmission element 92 into the optical device 40 .
  • the terms “approximately,” “substantially,” “substantial” and “about” are used to describe and account for small variations. When used in conjunction with an event or circumstance, the terms can refer to instances in which the event or circumstance occurs precisely as well as instances in which the event or circumstance occurs to a close approximation.
  • the terms can refer to a range of variation of less than or equal to ⁇ 10% of that numerical value, such as less than or equal to ⁇ 5%, less than or equal to ⁇ 4%, less than or equal to ⁇ 3%, less than or equal to ⁇ 2%, less than or equal to ⁇ 1%, less than or equal to ⁇ 0.5%, less than or equal to ⁇ 0.1%, or less than or equal to ⁇ 0.05%.
  • a first numerical value can be deemed to be “substantially” the same or equal to a second numerical value if the first numerical value is within a range of variation of less than or equal to ⁇ 10% of the second numerical value, such as less than or equal to ⁇ 5%, less than or equal to ⁇ 4%, less than or equal to ⁇ 3%, less than or equal to ⁇ 2%, less than or equal to ⁇ 1%, less than or equal to ⁇ 0.5%, less than or equal to ⁇ 0.1%, or less than or equal to ⁇ 0.05%.
  • Two surfaces can be deemed to be coplanar or substantially coplanar if a displacement between the two surfaces is no greater than 5 ⁇ m, no greater than 2 ⁇ m, no greater than 1 ⁇ m, or no greater than 0.5 ⁇ m.
  • a surface can be deemed to be substantially flat if a displacement between a highest point and a lowest point of the surface is no greater than 5 ⁇ m, no greater than 2 ⁇ m, no greater than 1 ⁇ m, or no greater than 0.5 ⁇ m.
  • conductive As used herein, the terms “conductive,” “electrically conductive” and “electrical conductivity” refer to an ability to transport an electric current. Electrically conductive materials typically indicate those materials that exhibit little or no opposition to the flow of an electric current. One measure of electrical conductivity is Siemens per meter (S/m). Typically, an electrically conductive material is one having a conductivity greater than approximately 10 4 S/m, such as at least 10 5 S/m or at least 10 6 S/m. The electrical conductivity of a material can sometimes vary with temperature. Unless otherwise specified, the electrical conductivity of a material is measured at room temperature.

Abstract

An optical communication package structure includes a wiring structure, at least one via structure, a redistribution structure, at least one optical device and at least one electrical device. The wiring structure includes a main portion and a conductive structure disposed on an upper surface of the main portion. The main portion defines at least one through hole extending through the main portion. The via structure is disposed in the at least one through hole of the main portion and electrically connected to the conductive structure. The redistribution structure is disposed on a lower surface of the main portion and electrically connected to the via structure. The optical device is disposed adjacent to the upper surface of the main portion and electrically connected to the conductive structure. The electrical device is disposed on and electrically connected to the conductive structure.

Description

CROSS-REFERENCE TO RELATED APPLICATION
This application is a continuation of U.S. patent application Ser. No. 16/528,331 filed Jul. 31, 2019, the contents of which is incorporated herein by reference in its entirety.
BACKGROUND 1. Field of the Disclosure
The present disclosure relates to a package structure and a manufacturing method, and to an optical communication package structure including at least one via structure for vertical electrical connection and a method for manufacturing the optical communication package structure.
2. Description of the Related Art
In a comparative optical communication system, a photonic-electronic hybrid package structure may be used to be a receiver, a transmitter or a transceiver. The electrical connection in the hybrid package structure is generally through wire bonding. However, the lengths of the bonding wires are too long resulting in a further decrease in transmission speed while power consumption is increased.
SUMMARY
In some embodiments, an optical communication package structure includes a wiring structure, at least one via structure, a redistribution structure, at least one optical device and at least one electrical device. The wiring structure includes a main portion and a conductive structure disposed on an upper surface of the main portion. The main portion defines at least one through hole extending through the main portion. The via structure is disposed in the at least one through hole of the main portion and electrically connected to the conductive structure. The redistribution structure is disposed on a lower surface of the main portion and electrically connected to the via structure. The optical device is disposed adjacent to the upper surface of the main portion and electrically connected to the conductive structure. The electrical device is disposed on and electrically connected to the conductive structure.
In some embodiments, a method for manufacturing an optical communication package structure includes: (a) providing a wafer including a main portion and a conductive structure disposed on an upper surface of the main portion; (b) forming at least one through hole extending through the main portion to expose a portion of the conductive structure; (c) forming at least one via structure in the at least one through hole of the main portion and forming a redistribution structure on a lower surface of the main portion; and (d) electrically connecting at least one electrical device to the conductive structure.
BRIEF DESCRIPTION OF THE DRAWINGS
Aspects of some embodiments of the present disclosure are readily understood from the following detailed description when read with the accompanying figures. It is noted that various structures may not be drawn to scale, and dimensions of the various structures may be arbitrarily increased or reduced for clarity of discussion.
FIG. 1 illustrates a cross-sectional view of an optical communication package structure according to some embodiments of the present disclosure.
FIG. 2 illustrates a cross-sectional view of an optical communication package structure according to some embodiments of the present disclosure.
FIG. 3 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
FIG. 4 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
FIG. 5 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
FIG. 6 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
FIG. 7 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
FIG. 8 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
FIG. 9 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
FIG. 10 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
FIG. 11 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
FIG. 12 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
FIG. 13 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
FIG. 14 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
FIG. 15 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
FIG. 16 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
FIG. 17 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
FIG. 18 illustrates one or more stages of an example of a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure.
DETAILED DESCRIPTION
Common reference numerals are used throughout the drawings and the detailed description to indicate the same or similar components. Embodiments of the present disclosure will be readily understood from the following detailed description taken in conjunction with the accompanying drawings.
The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to explain certain aspects of the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed or disposed in direct contact, and may also include embodiments in which additional features may be formed or disposed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
In a comparative optical communication package structure, a through silicon via (TSV) technology is used to increase transmission speed. However, the through silicon via is difficult to manufacture together with integrated circuits of a wafer. This is due to the multi-stage heating process of manufacturing the integrated circuits of the wafer may damage the through silicon via.
At least some embodiments of the present disclosure provide for an optical communication package structure which has improved transmission speed and reduced power consumption. In some embodiments, the optical communication package structure includes at least one via structure and a redistribution structure electrically connected to the via structure. At least some embodiments of the present disclosure further provide for techniques for manufacturing the optical communication package structure to prevent the via structure from damaging or missing.
FIG. 1 illustrates a cross-sectional view of an optical communication package structure 1 according to some embodiments of the present disclosure. The optical communication package structure 1 includes a wiring structure 10, at least one via structure 20, a redistribution structure 30, at least one optical device 40, at least one electrical device 50, at least one waveguide 60 and a plurality of solder bumps 81. In some embodiments, the optical communication package structure 1 may be a photonic-electronic hybrid package structure.
The wiring structure 10 includes a main portion 11 and a conductive structure 12. The main portion 11 has an upper surface 111 and a lower surface 112 opposite to the upper surface 11, and defines at least one through hole 113 extending through the main portion 11 and at least one groove 115 recessed from the upper surface 111. In some embodiments, an aspect ratio of the through hole 113 may be less than or about equal to 1.66. In some embodiments, a material of the main portion 11 may include silicon.
The conductive structure 12 is disposed on the upper surface 111 of the main portion 11. The conductive structure 12 includes a dielectric structure 121, at least one circuit layer 122, at least one bonding pad 123 and a plurality of metal bumps 124. The dielectric structure 121 covers the upper surface 111 of the main portion 11, and includes a plurality of dielectric layers stacked on one another. A material of the dielectric layers is different from a material of the main portion 11. The at least one circuit layer 122 is embedded in the dielectric layers of the dielectric structure 121. In some embodiments, the at least one circuit layer 122 may include a plurality of circuit layers 122 electrically connected to each other through a plurality of inner vias. The at least one bonding pad 123 is disposed adjacent to or disposed on the upper surface 111 of the main portion 11 and electrically connected to the circuit layer 122 through the inner vias. In some embodiments, the at least one bonding pad 123 may include a plurality of bonding pads 123 disposed adjacent to or exposed from a lower surface of the conductive structure 12. In some embodiments, the bonding pads 123 may be a portion of a circuit layer. The metal bumps 124 are disposed adjacent to an upper surface of the conductive structure 12. As shown in FIG. 1 , the metal bumps 124 are disposed on and electrically connected to the topmost circuit layer 122. In some embodiments, the dielectric structure 121 defines a plurality of openings 125 to expose a portion of the topmost circuit layer 122, and the metal bumps 124 may be disposed in the openings 125 and on the topmost circuit layer 122. Further, the metal bumps 124 may protrude from the upper surface of the conductive structure 12.
The via structure 20 is disposed in the at least one through hole 113 of the main portion 11 and electrically connected to the conductive structure 12. Thus, the via structure 20 may extend through the main portion 11. The via structure 20 includes a first passivation layer 21, a metal layer 22 and a second passivation layer 23. The first passivation layer 21 is disposed in the through hole 113 of the main portion 11 and covers a side wall 114 of the through hole 113. The first passivation layer 21 may be formed from a dry film (e.g., a negative photoresist), a silicon oxide, or a silicon nitride. The metal layer 22 covers the first passivation layer 21 and is electrically connected to the at least one bonding pad 123. The metal layer 22 may be formed from copper or alloy. A top surface of the metal layer 22 is substantially coplanar with a top surface of the first passivation layer 21. That is, the first passivation layer 21 does not cover the top surface of the metal layer 22. Thus, the top surface of the metal layer 22 is exposed from the first passivation layer 21 to contact the bonding pad 123. In some embodiments, the top surface of the metal layer 22, the top surface of the first passivation layer 21 are substantially coplanar with the upper surface 111 of the main portion 11. The metal layer 22 defines a central hole, and the second passivation layer 23 fills the central hole defined by the metal layer 22. The second passivation layer 23 may be formed from a dry film. The material of the second passivation layer 23 may be same as or different from the material of the first passivation layer 21.
The redistribution structure 30 is disposed on the lower surface 112 of the main portion 11 and electrically connected to the via structure 20. The redistribution structure 30 includes a first passivation layer 31, a redistribution layer 32, a plurality of bonding pads 33 and a second passivation layer 34. The first passivation layer 31 is disposed on the lower surface 112 of the main portion 11. For example, the first passivation layer 31 may be formed from a dry film, a silicon oxide, or a silicon nitride. The redistribution layer 32 is disposed on the first passivation layer 31 and electrically connected to the metal layer 22 of the via structure 20. For example, the redistribution layer 32 may be formed from copper or alloy. The bonding pads 33 are disposed on and electrically connected to the redistribution layer 32. The second passivation layer 34 covers the redistribution layer 32 and the first passivation layer 31. For example, the second passivation layer 34 may be formed from a dry film.
In some embodiments, the first passivation layer 31 of the redistribution structure 30 and the first passivation layer 21 of the via structure 20 may be formed integrally and concurrently The redistribution layer 32 of the redistribution structure 30 and the metal layer 22 of the via structure 20 may be formed integrally and concurrently The second passivation layer 34 of the redistribution structure 30 and the second passivation layer 23 of the via structure 20 may be formed integrally and concurrently.
The optical device 40 may be, for example, a photo detector, a laser diode or a modulator. The optical device 40 is disposed adjacent to the upper surface 111 of the main portion 11 and electrically connected to the at least one bonding pad 123 of the conductive structure 12. In some embodiments, the dielectric structure 121 of the conductive structure 12 may cover the optical device 40. In some embodiments, the optical device 40 may be disposed adjacent to the boundary between the dielectric structure 121 of the conductive structure 12 and the main portion 11. Thus, the optical device 40 may be embedded in the dielectric structure 121 of the conductive structure 12 and/or the main portion 11.
The electrical device 50 may be, for example, a trans-impedance amplifier (TIA) or a driver. The electrical device 50 is disposed on and electrically connected to the conductive structure 12 by flip-chip bonding. In some embodiments, the electrical device 50 may be bonded to the metal bumps 124 of the conductive structure 12. In some embodiments, the electrical device 50 may perform vertical electrical connection through the via structure 20 and the redistribution structure 30, thereby resulting in an increase in transmission speed while power consumption may be decreased. This is due to the via structure 20 and the redistribution structure 30 shorten the electric transmission path. In addition, the via structure 20 and the redistribution structure 30 may reduce a volume of the optical communication package structure 1 about 30%.
The waveguide 60 is disposed adjacent to the upper surface 111 of the main portion 11 and corresponds to the optical device 40. In some embodiments, the dielectric structure 121 of the conductive structure 12 may cover the waveguide 60. An end of the waveguide 60 may be exposed from a lateral side surface of the dielectric structure 121 of the conductive structure 12.
The solder bumps 81 (e.g., solder balls) are mounted on the bonding pads 33 of the redistribution structure 30 for external connection.
FIG. 2 illustrates a cross-sectional view of an optical communication package structure 1 a according to some embodiments of the present disclosure. The optical communication package structure 1 a is similar to the optical communication package structure 1 shown in FIG. 1 , except that the optical communication package structure 1 a further includes a package substrate 71, a mother board 72, a switch device 73, a laser device 91 and at least one optical transmission element 92. In some embodiments, the redistribution structure 30 may be electrically connected to the package substrate 71 through the solder bumps 81. The switch device 73 may be disposed on and electrically connected to the package substrate 71 to perform data processing. In addition, the package substrate 71 may be disposed on and electrically connected to the mother board 72 through a plurality of solder bumps 82. The laser device 91 may be disposed on and electrically connected to the mother board 72. The optical transmission element 92 has a first end 921 coupling to the optical device 40 and a second end 922 coupling to the laser device 91. In some embodiments, the optical transmission element 92 may be an optical fiber.
In some embodiments, the first end 921 of the optical transmission element 92 may be disposed in the groove 115 of the main portion 11, and the waveguide 60 may be disposed between the optical device 40 and the first end 921 of the optical transmission element 92 for guiding the light from the optical transmission element 92 into the optical device 40.
In the optical communication package structure 1 a, the light from the laser device 91 is coupled into the optical transmission element 92. After the optical transmission element 92 transmits the light for a distance, the light is coupled into the waveguide 60 from the first end 921 of the optical transmission element 92. Then, the light is coupled to the optical device 40 from one end of the waveguide 60. The optical device 40 such as a photo detector may convert the light into a current signal, and the electrical device 50 such as a trans-impedance amplifier (TIA) may convert the current signal into a voltage signal. The switch device 73 may process the voltage signal. Another electrical device 50 such as a driver may apply a bias on the voltage signal to drive a laser diode as a transmitter.
FIG. 3 through FIG. 16 illustrate a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure. In some embodiments, the method is for manufacturing an optical communication package structure such as the optical communication package structure 1 shown in FIG. 1 .
Referring to FIG. 3 through FIG. 5 , a wafer 10′ is provided. Referring to FIG. 3 , the wafer 10′ includes a main portion 11 and a conductive structure 12. The main portion 11 has an upper surface 111 and a lower surface 112 opposite to the upper surface 11. In some embodiments, a material of the main portion 11 may include silicon. The conductive structure 12 is disposed on the upper surface 111 of the main portion 11. The conductive structure 12 includes a dielectric structure 121, at least one circuit layer 122 and at least one bonding pad 123. The dielectric structure 121 covers the upper surface 111 of the main portion 11, and includes a plurality of dielectric layers stacked on one another. A material of the dielectric layers is different from a material of the main portion 11. The at least one circuit layer 122 is embedded in the dielectric layers of the dielectric structure 121. In some embodiments, the at least one circuit layer 122 may include a plurality of circuit layers 122 electrically connected to each other through a plurality of inner vias. The at least one bonding pad 123 is disposed adjacent to or disposed on the upper surface 111 of the main portion 11 and electrically connected to the circuit layer 122 through the inner vias. In some embodiments, the at least one bonding pad 123 may include a plurality of bonding pads 123 disposed adjacent to or exposed from a lower surface of the conductive structure 12. In some embodiments, the bonding pads 123 may be a portion of a circuit layer. In some embodiments, the dielectric structure 121 defines a plurality of openings 125 to expose a portion of the topmost circuit layer 122.
In some embodiments, the wafer 10′ may further include at least one optical device 40 and at least one waveguide 60. The optical device 40 may be, for example, a photo detector, a laser diode or a modulator. The optical device 40 is disposed adjacent to the upper surface 111 of the main portion 11 and electrically connected to the at least one bonding pad 123 of the conductive structure 12. In some embodiments, the dielectric structure 121 of the conductive structure 12 may cover the optical device 40. In some embodiments, the optical device 40 may be disposed adjacent to the boundary between the dielectric structure 121 of the conductive structure 12 and the main portion 11. Thus, the optical device 40 may be embedded in the dielectric structure 121 of the conductive structure 12 and/or the main portion 11. The waveguide 60 is disposed adjacent to the upper surface 111 of the main portion 11 and corresponds to the optical device 40. In some embodiments, the dielectric structure 121 of the conductive structure 12 may cover the waveguide 60. An end of the waveguide 60 may be exposed from a lateral side surface of the dielectric structure 121 of the conductive structure 12.
Referring to FIG. 4 , a carrier structure 95 is disposed on the wafer 10′ to cover the conductive structure 12. In some embodiments, the carrier structure 95 may include an adhesive 951 covering the conductive structure 12 and a glass substrate 952 disposed on the adhesive 951. Thus, the conductive structure 12 of the wafer 10′ is attached to the glass substrate 952 through the adhesive 951.
Referring to FIG. 5 , the main portion 11 of the wafer 10′ is thinned by, for example, grinding, from its lower surface 112. In some embodiments, the main portion 11 may be thinned to a thickness of about 75 μm to about 100 μm.
Referring to FIG. 6 , at least one through hole 113 is formed to extend through the main portion 11 to expose a portion of the conductive structure 12 by, for example, photolithography process (e.g., including exposure and development) and dry etching, from the lower surface 112 of the main portion 11. The exposed portion of the conductive structure 12 may be a portion of the at least one bonding pad 123. In some embodiments, an aspect ratio of the through hole 113 may be less than or about equal to 1.66.
Referring to FIG. 7 through FIG. 11 , at least one via structure 20 is formed in the at least one through hole 113 of the main portion 11 and a redistribution structure 30 is formed on the lower surface 112 of the main portion 11. Referring to FIG. 7 , a first passivation material 96 is formed in the at least one through hole 113 of the main portion 11 and on the lower surface 112 of the main portion 11 by, for example, vacuum suction or chemical vapor deposition (CVD). The first passivation material 96 may be a dry film (attached by vacuum suction), a silicon oxide (formed by CVD), or a silicon nitride (formed by CVD). In some embodiments, a portion of the first passivation material 96 in the at least one through hole 113 may form a first passivation layer 21 of the via structure 20 (FIG. 9 ), and a portion of the first passivation material 96 on the lower surface 112 may form a first passivation layer 31 of the redistribution structure 30 (FIG. 9 ). It is noted that, in this stage, the first passivation layer 31 does not cover the bonding pad 123 completely. That is, a portion of the bonding pad 123 is exposed in the through hole 113.
Referring to FIG. 8 , a metal material 97 is formed on the first passivation material 96 by, for example, electroplating. The metal material 97 may be copper or alloy. In some embodiments, a portion of the metal material 97 on the first passivation layer 21 may form a metal layer 22 of the via structure 20 (FIG. 9 ) and may define a central hole, and a portion of the metal material 97 on the first passivation layer 31 may be patterned to form a redistribution layer 32 of the redistribution structure 30 (FIG. 9 ).
Referring to FIG. 9 , a second passivation material 98 is formed on the metal material 97 by, for example, vacuum suction. The second passivation material 98 may be a dry film. In some embodiments, a portion of the second passivation material 98 on the metal layer 22 may fill the central hole defined by the metal layer 22 to form a second passivation layer 23 of the via structure 20, and a portion of the second passivation material 98 on the redistribution layer 32 may form a second passivation layer 34 of the redistribution structure 30. Meanwhile, at least one via structure 20 (including the first passivation layer 21, the metal layer 22 and the second passivation layer 23) is formed. Since the via structure 20 is not formed together with or before the conductive structure 12 of the wafer 10′ (e.g., the via structure 20 is formed after the formation of the conductive structure 12), the multi-stage heating process of manufacturing the conductive structure 12 of the wafer 10′ may not damage the via structure 20. That is, the via structure 20 may not be influenced by the multi-stage heating process of manufacturing the conductive structure 12, and the yield of the via structure 20 is improved.
In addition, the second passivation material 98 may further define a plurality of openings 982 to expose a portion of the redistribution layer 32.
Referring to FIG. 10 , a plurality of bonding pads 33 are formed in the openings 982 and on the redistribution layer 32. Thus, the first passivation layer 31, the redistribution layer 32, the bonding pads 33 and the second passivation layer 34 may constitute the redistribution structure 30.
Referring to FIG. 11 , a plurality of solder bumps 81 (e.g., solder balls) are formed on the bonding pads 33 for external connection.
Referring to FIG. 12 through FIG. 15 , at least one electrical device 50 is electrically connected to the conductive structure 12. The electrical device 50 may be, for example, a trans-impedance amplifier (TIA) or a driver. Referring to FIG. 12 , the redistribution structure 30 on the wafer 10′ is disposed on a carrier structure 99. In some embodiments, the carrier structure 99 may include an adhesive 991 attached to the redistribution structure 30 and a glass substrate 992 covering the adhesive 991. That is, the redistribution structure 30 on the wafer 10′ is attached to the glass substrate 992 through the adhesive 991.
Then, the carrier structure 95 (including the glass substrate 952 and the adhesive 951) is removed.
Referring to FIG. 13 , a plurality of metal bumps 124 are formed in the openings 125 and on the topmost circuit layer 122. Each of the metal bumps 124 may be a single-layered structure or a multi-layered structure. Further, the metal bumps 124 may protrude from the upper surface of the conductive structure 12.
Referring to FIG. 14 , at least one groove 115 is formed on the main portion 11 from the upper surface 111 of the main portion 11 by, for example, dry etching or wet etching. The groove 115 may be recessed from the upper surface 111 of the main portion 11. Meanwhile, a portion of the dielectric structure 121 may be removed to expose the groove 115. In some embodiments, the groove 115 may be a V-groove. In addition, an end of the waveguide 60 may be exposed from a lateral side surface of the dielectric structure 121 of the conductive structure 12, and may be exposed in the groove 115.
Referring to FIG. 15 , the electrical device 50 is bonded to the metal bumps 124 by, for example, flip chip bonding.
Referring to FIG. 16 , the carrier structure 99 (including the glass substrate 992 and the adhesive 991) is removed after the electrical device 50 is electrically connected to the conductive structure 12 (e.g., bonded to the metal bumps 124). Then, a singulation process is conducted to obtain a plurality of optical communication package structures 1 of FIG. 1 .
FIG. 17 through FIG. 18 illustrate a method for manufacturing an optical communication package structure according to some embodiments of the present disclosure. In some embodiments, the method is for manufacturing an optical communication package structure such as the optical communication package structure 1 a shown in FIG. 2 . The initial several stages of the illustrated process are the same as, or similar to, the stages illustrated in FIG. 3 through FIG. 16 . FIG. 17 depicts a stage subsequent to that depicted in FIG. 16 .
Referring to FIG. 17 , the redistribution structure 30 of the optical communication package structure 1 is electrically connected to a package substrate 71 through the solder bumps 81. That is, the optical communication package structure 1 is bonded to the package substrate 71 by flip-chip bonding. In some embodiments, a switch device 73 may be disposed on and electrically connected to the package substrate 71 by flip-chip bonding to perform data processing. In addition, a plurality of solder bumps 82 may be formed on the package substrate 71 for external connection.
Referring to FIG. 18 , the package substrate 71 accompanying with the optical communication package structures 1 and the switch device 73 is electrically connected to a mother board 72 through the solder bumps 82. Then, a laser device 91 may be disposed on and electrically connected to the mother board 72. Then, at least one optical transmission element 92 is disposed in the groove 115 of the main portion 11, so as to obtain the optical communication package structure 1 a of FIG. 2 . The optical transmission element 92 has a first end 921 coupling to the optical device 40 and a second end 922 coupling to the laser device 91. In some embodiments, the optical transmission element 92 may be an optical fiber. In some embodiments, the first end 921 of the optical transmission element 92 may be disposed in the groove 115 of the main portion 11, and the waveguide 60 may be disposed between the optical device 40 and the first end 921 of the optical transmission element 92 for guiding the light from the optical transmission element 92 into the optical device 40.
Spatial descriptions, such as “above,” “below,” “up,” “left,” “right,” “down,” “top,” “bottom,” “vertical,” “horizontal,” “side,” “higher,” “lower,” “upper,” “over,” “under,” and so forth, are indicated with respect to the orientation shown in the figures unless otherwise specified. It should be understood that the spatial descriptions used herein are for purposes of illustration only, and that practical implementations of the structures described herein can be spatially arranged in any orientation or manner, provided that the merits of embodiments of this disclosure are not deviated from by such an arrangement.
As used herein, the terms “approximately,” “substantially,” “substantial” and “about” are used to describe and account for small variations. When used in conjunction with an event or circumstance, the terms can refer to instances in which the event or circumstance occurs precisely as well as instances in which the event or circumstance occurs to a close approximation. For example, when used in conjunction with a numerical value, the terms can refer to a range of variation of less than or equal to ±10% of that numerical value, such as less than or equal to ±5%, less than or equal to ±4%, less than or equal to ±3%, less than or equal to ±2%, less than or equal to ±1%, less than or equal to ±0.5%, less than or equal to ±0.1%, or less than or equal to ±0.05%. For example, a first numerical value can be deemed to be “substantially” the same or equal to a second numerical value if the first numerical value is within a range of variation of less than or equal to ±10% of the second numerical value, such as less than or equal to ±5%, less than or equal to ±4%, less than or equal to ±3%, less than or equal to ±2%, less than or equal to ±1%, less than or equal to ±0.5%, less than or equal to ±0.1%, or less than or equal to ±0.05%.
Two surfaces can be deemed to be coplanar or substantially coplanar if a displacement between the two surfaces is no greater than 5 μm, no greater than 2 μm, no greater than 1 μm, or no greater than 0.5 μm. A surface can be deemed to be substantially flat if a displacement between a highest point and a lowest point of the surface is no greater than 5 μm, no greater than 2 μm, no greater than 1 μm, or no greater than 0.5 μm.
As used herein, the singular terms “a,” “an,” and “the” may include plural referents unless the context clearly dictates otherwise.
As used herein, the terms “conductive,” “electrically conductive” and “electrical conductivity” refer to an ability to transport an electric current. Electrically conductive materials typically indicate those materials that exhibit little or no opposition to the flow of an electric current. One measure of electrical conductivity is Siemens per meter (S/m). Typically, an electrically conductive material is one having a conductivity greater than approximately 104 S/m, such as at least 105 S/m or at least 106 S/m. The electrical conductivity of a material can sometimes vary with temperature. Unless otherwise specified, the electrical conductivity of a material is measured at room temperature.
Additionally, amounts, ratios, and other numerical values are sometimes presented herein in a range format. It is to be understood that such range format is used for convenience and brevity and should be understood flexibly to include numerical values explicitly specified as limits of a range, but also to include all individual numerical values or sub-ranges encompassed within that range as if each numerical value and sub-range is explicitly specified.
While the present disclosure has been described and illustrated with reference to specific embodiments thereof, these descriptions and illustrations are not limiting. It should be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the true spirit and scope of the present disclosure as defined by the appended claims. The illustrations may not be necessarily drawn to scale. There may be distinctions between the artistic renditions in the present disclosure and the actual apparatus due to manufacturing processes and tolerances. There may be other embodiments of the present disclosure which are not specifically illustrated. The specification and drawings are to be regarded as illustrative rather than restrictive. Modifications may be made to adapt a particular situation, material, composition of matter, method, or process to the objective, spirit and scope of the present disclosure. All such modifications are intended to be within the scope of the claims appended hereto. While the methods disclosed herein have been described with reference to particular operations performed in a particular order, it will be understood that these operations may be combined, sub-divided, or re-ordered to form an equivalent method without departing from the teachings of the present disclosure. Accordingly, unless specifically indicated herein, the order and grouping of the operations are not limitations of the present disclosure.

Claims (7)

What is claimed is:
1. An optical device, comprising:
an optical carrier having a first surface and a second surface opposite to the first surface;
a circuit structure disposed adjacent to the first surface of the optical carrier, wherein a lateral surface of the circuit structure is misaligned with a lateral surface of the optical carrier;
a through via extending between the first surface and the second surface; and
a bonding pad disposed adjacent to the second surface of the optical carrier;
wherein the bonding pad is misalignment with a downward projection area of the through via, the lateral surface of the circuit structure is recessed inward from the lateral surface of the optical carrier, the optical carrier defines a third surface extending from the lateral surface of the circuit structure to the lateral surface of the optical carrier, and the third surface is configured to support a fiber coupling with a waveguide.
2. The optical device of claim 1, further comprising a redistribution structure disposed on the second surface and electrically connecting the bonding pad to the through via.
3. The optical device of claim 1, further comprising a redistribution structure, wherein the redistribution structure extends into the through via and is electrically connected to the circuit structure.
4. The optical device of claim 1, wherein the waveguide is disposed adjacent to the through via and the first surface.
5. The optical device of claim 4, wherein a top surface of the waveguide is substantially level with a top surface of the through via.
6. The optical device of claim 4, wherein the waveguide is exposed from a side surface extending between the first surface and the second surface.
7. The optical device of claim 1, further comprising a redistribution structure, wherein the redistribution structure is disposed on the second surface and electrically connects the bonding pad to the through via, the redistribution structure extends into the through via and is electrically connected to the circuit structure, and waveguide is disposed adjacent to the through via and the first surface.
US17/719,277 2019-07-31 2022-04-12 Optical communication package structure and method for manufacturing the same Active US11774673B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US17/719,277 US11774673B2 (en) 2019-07-31 2022-04-12 Optical communication package structure and method for manufacturing the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US16/528,331 US11300727B2 (en) 2019-07-31 2019-07-31 Optical communication package structure and method for manufacturing the same
US17/719,277 US11774673B2 (en) 2019-07-31 2022-04-12 Optical communication package structure and method for manufacturing the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US16/528,331 Continuation US11300727B2 (en) 2019-07-31 2019-07-31 Optical communication package structure and method for manufacturing the same

Publications (2)

Publication Number Publication Date
US20220236480A1 US20220236480A1 (en) 2022-07-28
US11774673B2 true US11774673B2 (en) 2023-10-03

Family

ID=74258632

Family Applications (2)

Application Number Title Priority Date Filing Date
US16/528,331 Active US11300727B2 (en) 2019-07-31 2019-07-31 Optical communication package structure and method for manufacturing the same
US17/719,277 Active US11774673B2 (en) 2019-07-31 2022-04-12 Optical communication package structure and method for manufacturing the same

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US16/528,331 Active US11300727B2 (en) 2019-07-31 2019-07-31 Optical communication package structure and method for manufacturing the same

Country Status (2)

Country Link
US (2) US11300727B2 (en)
CN (1) CN112397493A (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11300727B2 (en) * 2019-07-31 2022-04-12 Advanced Semiconductor Engineering, Inc. Optical communication package structure and method for manufacturing the same
US11869828B2 (en) 2021-06-10 2024-01-09 Advanced Semiconductor Engineering, Inc. Semiconductor package through hole with lever arms and insulating layers with different coefficient of thermal expansion
TWI797930B (en) * 2021-12-29 2023-04-01 日月光半導體製造股份有限公司 Optoelectronic package structure

Citations (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4842699A (en) * 1988-05-10 1989-06-27 Avantek, Inc. Method of selective via-hole and heat sink plating using a metal mask
US6110825A (en) 1997-11-26 2000-08-29 Stmicroelectronics, S.R.L. Process for forming front-back through contacts in micro-integrated electronic devices
US20040259292A1 (en) 2003-04-03 2004-12-23 Eric Beyne Method for producing electrical through hole interconnects and devices made thereof
US20100006330A1 (en) 2008-07-11 2010-01-14 Advanced Semiconductor Engineering, Inc. Structure and process of embedded chip package
US20100133704A1 (en) 2008-12-01 2010-06-03 Stats Chippac, Ltd. Semiconductor Device and Method of Forming an Interposer Package with Through Silicon Vias
US20100230760A1 (en) 2009-03-13 2010-09-16 Cheng-Hui Hung Silicon Wafer Having Interconnection Metal
US20100308443A1 (en) * 2009-06-08 2010-12-09 Stats Chippac, Ltd. Semiconductor Device and Method of Forming an Interconnect Structure with TSV Using Encapsulant for Structural Support
US20120056316A1 (en) * 2010-09-03 2012-03-08 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Different Height Conductive Pillars to Electrically Interconnect Stacked Laterally Offset Semiconductor Die
US20120074585A1 (en) * 2010-09-24 2012-03-29 Stats Chippac, Ltd. Semiconductor Device and Method of Forming TSV Interposer With Semiconductor Die and Build-Up Interconnect Structure on Opposing Surfaces of the Interposer
US8406581B2 (en) 2009-07-06 2013-03-26 Hitachi, Ltd. Photoelectric composite wiring module and method for manufacturing same
US20130075902A1 (en) * 2008-12-05 2013-03-28 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Conductive Posts Embedded in Photosensitive Encapsulant
US20130207260A1 (en) 2012-02-15 2013-08-15 Advanced Semiconductor Engineering, Inc. Semiconductor device and method for manufacturing the same
US8541883B2 (en) * 2011-11-29 2013-09-24 Advanced Semiconductor Engineering, Inc. Semiconductor device having shielded conductive vias
US20140091473A1 (en) 2012-09-28 2014-04-03 Taiwan Semiconductor Manufacturing Company, Ltd. Novel three dimensional integrated circuits stacking approach
US20140319678A1 (en) * 2010-02-23 2014-10-30 Stats Chippac, Ltd. Semiconductor Device and Method of Forming TMV and TSV in WLCSP Using Same Carrier
US8937387B2 (en) 2012-11-07 2015-01-20 Advanced Semiconductor Engineering, Inc. Semiconductor device with conductive vias
US9158081B2 (en) 2013-07-04 2015-10-13 SK Hynix Inc. Semiconductor package with an optical signal path, memory card including the same, and electronic system including the same
US20180074270A1 (en) 2009-09-04 2018-03-15 Luxtera, Inc. Method And System For Hybrid Integration Of Optical Communication Systems
US10109588B2 (en) 2015-05-15 2018-10-23 Samsung Electro-Mechanics Co., Ltd. Electronic component package and package-on-package structure including the same
US10566287B1 (en) 2018-02-02 2020-02-18 Inphi Corporation Light engine based on silicon photonics TSV interposer
US20200135650A1 (en) 2018-10-31 2020-04-30 Taiwan Semiconductor Manufacturing Company, Ltd. Photonics integrated circuit package
US11300727B2 (en) * 2019-07-31 2022-04-12 Advanced Semiconductor Engineering, Inc. Optical communication package structure and method for manufacturing the same

Patent Citations (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4842699A (en) * 1988-05-10 1989-06-27 Avantek, Inc. Method of selective via-hole and heat sink plating using a metal mask
US6110825A (en) 1997-11-26 2000-08-29 Stmicroelectronics, S.R.L. Process for forming front-back through contacts in micro-integrated electronic devices
US20040259292A1 (en) 2003-04-03 2004-12-23 Eric Beyne Method for producing electrical through hole interconnects and devices made thereof
US20100006330A1 (en) 2008-07-11 2010-01-14 Advanced Semiconductor Engineering, Inc. Structure and process of embedded chip package
US20100133704A1 (en) 2008-12-01 2010-06-03 Stats Chippac, Ltd. Semiconductor Device and Method of Forming an Interposer Package with Through Silicon Vias
US7838337B2 (en) * 2008-12-01 2010-11-23 Stats Chippac, Ltd. Semiconductor device and method of forming an interposer package with through silicon vias
US20130075902A1 (en) * 2008-12-05 2013-03-28 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Conductive Posts Embedded in Photosensitive Encapsulant
US20100230760A1 (en) 2009-03-13 2010-09-16 Cheng-Hui Hung Silicon Wafer Having Interconnection Metal
US20100308443A1 (en) * 2009-06-08 2010-12-09 Stats Chippac, Ltd. Semiconductor Device and Method of Forming an Interconnect Structure with TSV Using Encapsulant for Structural Support
US8406581B2 (en) 2009-07-06 2013-03-26 Hitachi, Ltd. Photoelectric composite wiring module and method for manufacturing same
US20180074270A1 (en) 2009-09-04 2018-03-15 Luxtera, Inc. Method And System For Hybrid Integration Of Optical Communication Systems
US20140319678A1 (en) * 2010-02-23 2014-10-30 Stats Chippac, Ltd. Semiconductor Device and Method of Forming TMV and TSV in WLCSP Using Same Carrier
US20120056316A1 (en) * 2010-09-03 2012-03-08 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Different Height Conductive Pillars to Electrically Interconnect Stacked Laterally Offset Semiconductor Die
US20120074585A1 (en) * 2010-09-24 2012-03-29 Stats Chippac, Ltd. Semiconductor Device and Method of Forming TSV Interposer With Semiconductor Die and Build-Up Interconnect Structure on Opposing Surfaces of the Interposer
US8541883B2 (en) * 2011-11-29 2013-09-24 Advanced Semiconductor Engineering, Inc. Semiconductor device having shielded conductive vias
US20130207260A1 (en) 2012-02-15 2013-08-15 Advanced Semiconductor Engineering, Inc. Semiconductor device and method for manufacturing the same
US20140091473A1 (en) 2012-09-28 2014-04-03 Taiwan Semiconductor Manufacturing Company, Ltd. Novel three dimensional integrated circuits stacking approach
US8937387B2 (en) 2012-11-07 2015-01-20 Advanced Semiconductor Engineering, Inc. Semiconductor device with conductive vias
US9158081B2 (en) 2013-07-04 2015-10-13 SK Hynix Inc. Semiconductor package with an optical signal path, memory card including the same, and electronic system including the same
US10109588B2 (en) 2015-05-15 2018-10-23 Samsung Electro-Mechanics Co., Ltd. Electronic component package and package-on-package structure including the same
US10566287B1 (en) 2018-02-02 2020-02-18 Inphi Corporation Light engine based on silicon photonics TSV interposer
US20200135650A1 (en) 2018-10-31 2020-04-30 Taiwan Semiconductor Manufacturing Company, Ltd. Photonics integrated circuit package
US11300727B2 (en) * 2019-07-31 2022-04-12 Advanced Semiconductor Engineering, Inc. Optical communication package structure and method for manufacturing the same
US20220236480A1 (en) * 2019-07-31 2022-07-28 Advanced Semiconductor Engineering, Inc. Optical communication package structure and method for manufacturing the same

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
Final Office Action for U.S. Appl. No. 16/528,331, dated Feb. 18, 2021, 15 pages.
Non-Final Office Action for U.S. Appl. No. 16/528,331, dated Jun. 28, 2021, 16 pages.
Non-Final Office Action for U.S. Appl. No. 16/528,331, dated Sep. 22, 2020, 16 pages.
Notice of Allowance for U.S. Appl. No. 16/528,331, dated Dec. 8, 2021, 9 pages.

Also Published As

Publication number Publication date
US20220236480A1 (en) 2022-07-28
US11300727B2 (en) 2022-04-12
US20210033785A1 (en) 2021-02-04
CN112397493A (en) 2021-02-23

Similar Documents

Publication Publication Date Title
US11774673B2 (en) Optical communication package structure and method for manufacturing the same
US7256073B2 (en) Semiconductor device and manufacturing method thereof
TW201505140A (en) Semiconductor device
US11075188B2 (en) Package structure and assembly structure
US11239174B2 (en) Semiconductor package structure and method for manufacturing the same
US20230092252A1 (en) Semiconductor package structure and method for manufacturing the same
US11398419B2 (en) Wiring structure and method for manufacturing the same
US20230386990A1 (en) Wiring structure and method for manufacturing the same
US20200365478A1 (en) Semiconductor package structure and method for manufacturing the same
US20210327796A1 (en) Wiring structure
US20210020597A1 (en) Semiconductor package structure and method for manufacturing the same
US20230016985A1 (en) Package structure and method for manufacturing the same
US11740420B2 (en) Optoelectronic device comprising an active photonic interposer to which a microelectronic chip and an electro-optical conversion chip are connected
US11784111B2 (en) Semiconductor device and method for manufacturing the same
US11631631B2 (en) Semiconductor device including via structure for vertical electrical connection
US20220157709A1 (en) Semiconductor package structure and method for manufacturing the same
US11152529B2 (en) Semicondutor package structures and methods of manufacturing the same
US11699682B2 (en) Semiconductor device package and method of manufacturing the same
US20240094460A1 (en) Optoelectronic package
CN219873494U (en) Packaging structure
TWI813229B (en) Package and method forming same
US20220367369A1 (en) Semiconductor package structure and method for manufacturing the same
US11610834B2 (en) Leadframe including conductive pillar over land of conductive layer
US11355426B2 (en) Wiring structure and method for manufacturing the same
US20230326822A1 (en) Integrated Fan Out Method Utilizing a Filler-Free Insulating Material

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED

STCF Information on status: patent grant

Free format text: PATENTED CASE