US11488988B2 - Display backplane and manufacturing method thereof, and display panel - Google Patents
Display backplane and manufacturing method thereof, and display panel Download PDFInfo
- Publication number
- US11488988B2 US11488988B2 US16/333,997 US201816333997A US11488988B2 US 11488988 B2 US11488988 B2 US 11488988B2 US 201816333997 A US201816333997 A US 201816333997A US 11488988 B2 US11488988 B2 US 11488988B2
- Authority
- US
- United States
- Prior art keywords
- electrode
- substrate
- layer
- over
- film transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 39
- 239000000758 substrate Substances 0.000 claims abstract description 162
- 239000010409 thin film Substances 0.000 claims abstract description 99
- 239000003990 capacitor Substances 0.000 claims abstract description 87
- 238000002161 passivation Methods 0.000 claims abstract description 59
- 239000010410 layer Substances 0.000 claims description 272
- 239000011229 interlayer Substances 0.000 claims description 28
- 238000000034 method Methods 0.000 claims description 26
- 230000008878 coupling Effects 0.000 claims description 2
- 238000010168 coupling process Methods 0.000 claims description 2
- 238000005859 coupling reaction Methods 0.000 claims description 2
- 239000000463 material Substances 0.000 description 21
- 239000013067 intermediate product Substances 0.000 description 11
- 238000000151 deposition Methods 0.000 description 8
- 238000005516 engineering process Methods 0.000 description 8
- 230000009286 beneficial effect Effects 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 7
- 229910052751 metal Inorganic materials 0.000 description 7
- 239000011149 active material Substances 0.000 description 6
- 238000013459 approach Methods 0.000 description 6
- 230000003139 buffering effect Effects 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- 230000003071 parasitic effect Effects 0.000 description 6
- 239000000047 product Substances 0.000 description 6
- 230000006872 improvement Effects 0.000 description 5
- 238000000059 patterning Methods 0.000 description 5
- 230000008569 process Effects 0.000 description 4
- 238000005530 etching Methods 0.000 description 3
- 239000011810 insulating material Substances 0.000 description 3
- 239000007772 electrode material Substances 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000011368 organic material Substances 0.000 description 2
- 238000004381 surface treatment Methods 0.000 description 2
- KUJYDIFFRDAYDH-UHFFFAOYSA-N 2-thiophen-2-yl-5-[5-[5-(5-thiophen-2-ylthiophen-2-yl)thiophen-2-yl]thiophen-2-yl]thiophene Chemical compound C1=CSC(C=2SC(=CC=2)C=2SC(=CC=2)C=2SC(=CC=2)C=2SC(=CC=2)C=2SC=CC=2)=C1 KUJYDIFFRDAYDH-UHFFFAOYSA-N 0.000 description 1
- 229910017107 AlOx Inorganic materials 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 229910004205 SiNX Inorganic materials 0.000 description 1
- 229910020286 SiOxNy Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 229910003070 TaOx Inorganic materials 0.000 description 1
- NIXOWILDQLNWCW-UHFFFAOYSA-N acrylic acid group Chemical group C(C=C)(=O)O NIXOWILDQLNWCW-UHFFFAOYSA-N 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000010408 film Substances 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- -1 polysiloxane Polymers 0.000 description 1
- 229920001296 polysiloxane Polymers 0.000 description 1
- 229920000123 polythiophene Polymers 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1255—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs integrated with passive devices, e.g. auxiliary capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1248—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or shape of the interlayer dielectric specially adapted to the circuit arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
-
- H01L27/3265—
-
- H01L51/56—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1216—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
-
- H01L2227/323—
-
- H01L2251/5315—
-
- H01L2251/5392—
-
- H01L51/5218—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K2102/00—Constructional details relating to the organic devices covered by this subclass
- H10K2102/301—Details of OLEDs
- H10K2102/302—Details of OLEDs of OLED structures
- H10K2102/3023—Direction of light emission
- H10K2102/3026—Top emission
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K2102/00—Constructional details relating to the organic devices covered by this subclass
- H10K2102/301—Details of OLEDs
- H10K2102/341—Short-circuit prevention
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K50/00—Organic light-emitting devices
- H10K50/80—Constructional details
- H10K50/805—Electrodes
- H10K50/81—Anodes
- H10K50/818—Reflective anodes, e.g. ITO combined with thick metallic layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/1201—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/80—Constructional details
- H10K59/805—Electrodes
- H10K59/8051—Anodes
- H10K59/80518—Reflective anodes, e.g. ITO combined with thick metallic layers
Definitions
- the present disclosure relates generally to the field of display technologies, and more specifically to a display backplane and manufacturing method thereof, a display panel and a display device.
- the thin film transistor (TFT) portion and the pixel capacitor portion are configured on a same plane.
- the pixel capacitor portion (Cst) occupies a majority of the area in a sub-pixel unit.
- the metal for the conductive active layer and the metal for the source-drain (S/D) electrode are employed respectively as two electrode plates of the pixel capacitor portion, and the inter-layer dielectric layer (ILD) between them is employed as a capacitance dielectric.
- the pixel capacitor portion is thus relatively small, and in turn, the pixel capacitance can be easily influenced by the TFT parasitic capacitance when data is written. Consequently, in order to ensure the required value of capacitance, the area of the capacitance cannot be reduced, therefore it is not beneficial for the improvement of the definition of the display panel.
- the thickness of the ILD layer directly influences the magnitude of the pixel capacitance. As such, when the thickness of the ILD layer is reduced, the issue of short circuiting may occur at places where the S/D metal plate and the metal wires of gate electrodes cross with each other. As a consequence, the production yield of the display backplane may be influenced.
- the purpose of the present disclosure is to solve at least one of the technical problems in the existing display technologies.
- the present disclosure is based on following discovery of the inventors.
- the display backplane may comprise a substrate, a thin film transistor, and a pixel capacitor assembly, which are disposed successively in layers.
- the thin film transistor is arranged between the substrate and the pixel capacitor assembly.
- the pixel capacitor assembly and the thin film transistor are configured at different layers, the parasitic capacitance is thus not increased, whereas the area of the design is reduced, and the aperture ratio of the pixel region is increased.
- Such a design will be beneficial for improving the definition of the display panel.
- one purpose of the present disclosure is to provide a display backplane that has a higher pixel region aperture, higher on-state current and higher production yield.
- the present disclosure provides a display backplane.
- the display backplane comprises a substrate, a thin film transistor over the substrate, and a pixel capacitor assembly over a side of the thin film transistor away from the substrate.
- the display backplane is configured such that an orthographic projection of the pixel capacitor assembly on the substrate covers at least one portion of an orthographic projection of the thin film transistor on the substrate.
- the pixel capacitor assembly comprises a first electrode, a passivation layer, and a second electrode, which are sequentially over a side of the thin film transistor away from the substrate, and it is further configured such that an orthographic projection of the first electrode on the substrate is overlapped with the orthographic projection of the thin film transistor on the substrate.
- the display backplane as described above can further include a first planarization layer, which is between the thin film transistor and the first electrode.
- first electrode and the first planarization layer can have a substantially same shape.
- the thin film transistor can optionally comprise an active layer having a conductive portion and a non-conductive portion, a gate insulating layer, a gate electrode, and an inter-layer dielectric layer, which are sequentially over the substrate. As such, it is further configured such that the orthographic projection of the first electrode on the substrate is overlapped with an orthographic projection of the gate electrode and the non-conductive portion of the active layer on the substrate.
- the thin film transistor can further comprise a source-drain electrode layer over the active layer, and the first electrode and the source-drain electrode layer can be at a substantially same layer.
- the source-drain electrode layer can comprise a source electrode, and the second electrode is electrically coupled to the source electrode.
- the display backplane can be further configured such that an orthographic projection of the second electrode on the substrate covers an orthographic projection of the active layer, an orthographic projection of the gate electrode, and an orthographic projection of the source-drain electrode layer on the substrate.
- an orthographic projection of the passivation layer on the substrate covers an orthographic projection of the first planarization layer, an orthographic projection of the source-drain electrode layer, and an orthographic projection of the inter-layer dielectric layer on the substrate, and the second electrode is electrically coupled to the source electrode through a via in the passivation layer.
- the pixel capacitor assembly can optionally further include a second planarization layer, which is arranged between the passivation layer and a portion of the second electrode.
- the portion of the second electrode is outside of a first region of the second electrode whose orthographic projection on the substrate overlaps with an orthographic projection of the first electrode; and is outside of a second region of the second electrode electrically coupled with the source electrode of the source-drain electrode layer.
- the passivation layer can have a thickness of about 2500-3000 ⁇ .
- the present disclosure further provides a display panel, which comprises a display backplane according to any one of the embodiments described above.
- the display pane further includes an OLED component, which is arranged over a side of the pixel capacitor assembly away from the substrate.
- the OLED component can be of a top-emitting type, and the second electrode is configured to serve as an anode of the OLED component.
- the present disclosure further provides a method for manufacturing a display backplane.
- the method comprises the following steps:
- the method further includes a step of:
- the step of forming a pixel capacitor assembly over a side of the thin film transistor away from the substrate can optionally comprise the following sub-steps:
- the step of forming a thin film transistor over one side of the substrate can optionally comprise a sub-step of:
- the above mentioned sub-step of forming a source-drain electrode layer over the substrate and the sub-step of forming a first electrode over a side of the first planarization layer away from the substrate can optionally be performed at a substantially same step.
- the step of forming a pixel capacitor assembly over a side of the thin film transistor away from the substrate further comprises a sub-step of:
- the second planarization layer is arranged at a region whose orthographic projection on the substrate does not overlap with an orthographic projection of the first electrode, wherein the region is further outside an electrical coupling region between the second electrode and the source electrode.
- FIG. 1 is a cross-sectional view of the structure of a display backplane according to some embodiments of the present disclosure
- FIG. 2 is a cross-sectional view illustrating a more detailed structure of the thin film transistor in the display backplane shown in FIG. 1 according to some embodiments of the present disclosure
- FIG. 3 is a cross-sectional view illustrating a more detailed structure of the pixel capacitor assembly in the display backplane shown in FIG. 1 according to some embodiments of the present disclosure
- FIG. 4 is a schematic diagram of different portions of the second electrode in the pixel capacitor assembly of the display backplane according to some embodiments of the present disclosure
- FIG. 5A is a flow chart of a method for manufacturing a display backplane according to some embodiments of the present disclosure
- FIG. 5B is a flow chart illustrating the sub-steps for forming a thin-film transistor in the method for manufacturing a display backplane according to some embodiments of the present disclosure
- FIG. 6 is a top view of the intermediate product after the sub-step S 202 of the step S 200 of the manufacturing method of an embodiment of the present disclosure
- FIG. 7 is a cross-sectional view of the intermediate product after the sub-step S 202 of the step S 200 of the manufacturing method of an embodiment of the present disclosure
- FIG. 8 is a top view of the intermediate product after the sub-step S 208 of the step S 200 of the manufacturing method of an embodiment of the present disclosure
- FIG. 9 is a cross-sectional view of the intermediate product after the sub-step S 208 of the step S 200 of the manufacturing method of an embodiment of the present disclosure.
- FIG. 10 is a flow chart of a method for manufacturing a display backplane according to some other embodiments of the present disclosure.
- FIG. 11 is a top view of the intermediate product after the step S 250 of the manufacturing method according to some embodiments of the present disclosure.
- FIG. 12 is cross-sectional view of the intermediate product after the step S 250 of the manufacturing method according to some embodiments of the present disclosure.
- FIG. 13 is a top view of the product after the step S 250 of the manufacturing method according to some other embodiments of the present disclosure.
- FIG. 14 is cross-sectional view of the product after the step S 250 of the manufacturing method according to some other embodiment of the present disclosure.
- FIG. 15A is a flowchart of step S 300 of the manufacturing method according to some embodiments of the present disclosure.
- FIG. 15B is a flowchart of step S 300 of the manufacturing method according to some other embodiments of the present disclosure.
- FIG. 16 is a top view of the product of step S 310 of the manufacturing method of an embodiment of the present disclosure.
- FIG. 17 is cross-sectional view of the product of step S 310 of the manufacturing method of an embodiment of the present disclosure.
- FIG. 18 is a top view of the product of step 330 of the manufacturing method of an embodiment of the present disclosure.
- the present disclosure provides a display backplane.
- FIGS. 1-4, 6-9, 11-14, 16-18 several embodiments of the display backplane disclosed herein will be described in the following in detail. It should be noted that the structural views of the display backplane as illustrated in FIGS. 1-3, 7, 9, 12, 14 and 17 are cross-sectional views along a direction from the source electrode (S) to drain electrode (D) of the driving thin-film transistor (TFT). In the top views of the display backplane shown in FIGS.
- each dielectric layer including a buffering layer, a gate insulating layer, an inter-layer dielectric layer, a planarization layer, and a passivation layer, etc.
- the source-drain electrode layer are skipped in each of these figures.
- FIG. 1 is a cross-sectional view of the structure of a display backplane according to some embodiments of the present disclosure.
- the display backplane includes a substrate 100 , a thin film transistor (TFT) 200 , and a pixel capacitor assembly 300 , stacked over one another.
- the thin film transistor 200 is arranged over the substrate 100 .
- the pixel capacitor assembly 300 is arranged over the thin film transistor 200 , and more specifically is arranged over a side of the thin film transistor 200 that is far away from (i.e. distal to) the substrate 100 . It is further configured such that an orthographic projection of the pixel capacitor assembly 300 on the substrate 100 covers at least a portion of an orthographic projection of the thin film transistor 200 on the substrate 100 .
- the pixel capacitor assembly 300 and the thin film transistor 200 are arranged at different layers.
- the stacked pixel capacitor assembly and the TFT can reduce the design area and improve the aperture ratio of sub-pixel units without increasing the parasitic capacitance.
- the thin film transistor comprises an active layer, a gate electrode, and a source-drain electrode layer. It is configured such that the orthographic projection of the pixel capacitor assembly on the substrate covers at least a portion of an orthographic projection of the active layer, the gate electrode, or the source-drain electrode layer on the substrate.
- the orthographic projection of the pixel capacitor assembly on the substrate covers at least a portion of the orthographic projection of the active layer; the orthographic projection of the pixel capacitor assembly on the substrate covers at least a portion of the orthographic projection of the gate electrode; the orthographic projection of the pixel capacitor assembly on the substrate covers at least a portion of the orthographic projection of the source-drain electrode layer on the substrate; the orthographic projection of the pixel capacitor assembly on the substrate covers an orthographic projection of the active layer and the gate electrode; the orthographic projection of the pixel capacitor assembly on the substrate covers an orthographic projection of the active layer, the gate electrode, and the source-drain electrode layer on the substrate.
- FIG. 2 is a cross-sectional view illustrating a more detailed structure of the thin film transistor in the display backplane shown in FIG. 1 according to some embodiments of the present disclosure.
- the thin film transistor 200 is of a top-gate structure, and the thin film transistor 200 includes a buffering layer 201 , an active layer comprising a non-conductive portion 213 and a conductive portion 212 , a gate insulating layer 220 , a gate electrode 230 , an inter-layer dielectric layer 240 , and a source-drain electrode layer 250 (including a source electrode 251 and a drain electrode 252 ).
- the buffering layer 201 is disposed over the substrate 100 .
- the non-conductive portion 213 and the conductive portion 212 of the active layer are arranged over a side of the buffering layer 201 that is far away from the substrate 100 .
- the gate insulating layer 220 is arranged over a side of the non-conductive portion 213 of the active layer that is far away from the substrate 100 .
- the gate electrode 230 is arranged over a side the gate insulating layer 220 that is far away from the substrate 100 .
- the inter-layer dielectric layer 240 is arranged to cover the gate electrode 230 and the conductive portion of 212 of the active layer.
- the source-drain electrode layer 250 is arranged over a side of the inter-layer dielectric layer 240 that is far away from the substrate 100 , and is further configured to be in contact with the conductive portion 212 of the active layer through first via (s) 241 .
- FIG. 3 is a cross-sectional view illustrating a more detailed structure of the pixel capacitor assembly in the display backplane shown in FIG. 1 according to some embodiments of the present disclosure.
- the pixel capacitor assembly 300 comprises a first electrode 310 , a passivation layer 320 , and a second electrode 330 .
- the first electrode 310 is arranged at a side of the pixel capacitor assembly 300 that is close to the substrate 100 .
- the passivation layer 320 is arranged over a side of the first electrode 310 that is far away from the substrate 100 .
- the second electrode 330 is arranged over a side of the passivation layer 320 that is far away from the substrate 100 .
- the pixel capacitor assembly 300 substantially takes a stacked structure, where the first electrode 310 and second electrode 330 utilizes the passivation layer 320 as a capacitance dielectric layer.
- the first electrode 310 and second electrode 330 utilizes the passivation layer 320 as a capacitance dielectric layer.
- the conductive portion 212 of the active layer as the electrode plate of the pixel capacitor assembly, and the distance of a current running through a lightly-doped drain structure (LDD) region such as the conductive portion of 212 can be reduced.
- LDD lightly-doped drain structure
- inter-layer dielectric layer (ILD) 240 as the capacitance dielectric, which can thereby adopt a suitable thickness to ensure a suitable and enough insulation between the source-drain electrode layer and the gate electrode. Thereby, the production yield of the display backplane can also be improved.
- ILD inter-layer dielectric layer
- the display backplane further comprises a first planarization layer 400 , which is arranged between the thin film transistor 200 and the first electrode 310 .
- the first planarization layer 400 can provide a flattened surface for forming the first electrode 310 so that the smoothness of the pixel capacitor assembly 300 is not influenced by the uneven surface of TFT 200 .
- the first planarization layer 400 can be arranged over a side of the inter-layer dielectric layer 240 that is far away from the gate electrode 230 .
- the first planarization layer 400 not only can provide a flattened surface for the first electrode 310 , but also can increase a distance of the first electrode 310 to the thin film transistor 200 disposed therebelow so that the interference of the first electrode 310 to the thin film transistor 200 can be at least partially eliminated.
- the first electrode 310 of the pixel capacitor assembly 300 and the source-drain electrode layer 250 of the thin film transistor 200 are arranged at a substantially same layer.
- the first electrode 310 and the source-drain electrode layer 250 are formed by one pattern process and the same material.
- the first electrode 310 and the source-drain electrode layer 250 are formed conformally on the layer below. There is no need for the first electrode 310 and the source-drain electrode layer 250 are on a same plane or same distance from the substrate.
- V G represents a gate terminal of a driving TFT of OLED.
- an orthographic projection of the first electrode 310 on the substrate 100 covers at least a portion of an orthographic projections of the active layer (i.e. the non-conductive portion 213 and the conductive portion 212 of the active layer) and the gate electrode 230 on the substrate 100 .
- FIG. 8 shows a top view of the double-TFT structure comprising a switching TFT and a driving TFT.
- Each of the switching TFT and the driving TFT includes an active layer, and a gate electrode 230 over the active layer.
- the conductive portion 212 of the active layer in each of the switching TFT and the driving TFT is also shown in the figure. It is noted that the non-conductive portion 213 of the active layer in each of the switching TFT and the driving TFT is not shown.
- FIG. 16 substantially adds the first electrode 310 on the double-TFT structure shown in FIG. 8 .
- the orthographic projection of the first electrode 310 on the substrate 100 covers a portion of the orthographic projections of the conductive portion 212 of the active layer and the gate electrode 230 on the substrate 100 .
- the stacked space at a side of the thin film transistor 200 that is far away from the substrate 100 is adequately utilized, meanwhile, the original wiring of the source-drain electrode layer 250 is not influenced.
- the thickness of the first electrode 310 there are no specific limitations to the thickness of the first electrode 310 , and persons skilled in the art can adjust the thickness of it according to the specific material of the first electrode 310 .
- the first electrode 310 and the source-drain electrode layer 250 are formed through a same one-time patterning process, and thereby the material for, and the thickness of the first electrode 310 and the source-drain electrode layer 250 are substantially same.
- the first electrode 310 of the pixel capacitor assembly 300 can also be formed at the same time over a surface of the first planarization layer 400 .
- the shape of the cross-section of the first planarization layer 400 there are no specific limitations to the shape of the cross-section of the first planarization layer 400 .
- the shape of the cross-section of the first planarization layer 400 and the shape of the cross-section of the first electrode 310 are substantially same. Consequently, the first electrode 310 formed onto the first planarization layer 400 can be completely flat, thus the area occupied by the pixel capacitor assembly 300 can be further reduced.
- the thickness of the first planarization layer 400 which can be adjusted based on the specific thickness of the inter-layer dielectric layer 240 . Details of these above features will not be repeated herein.
- the passivation layer 320 in the pixel capacitor assembly 300 there are no specific limitations to the shape of the passivation layer 320 in the pixel capacitor assembly 300 , as long as the passivation layer 320 of a certain shape can ensure the area of the capacitance dielectric between the first electrode 310 and the second electrode 330 , persons skilled in the art can design the shape of the passivation layer 320 according to the practical applications of the display backplane.
- the passivation layer 320 is configured to be further extended to thereby cover the first planarization layer 400 , the source-drain electrode layer 250 , and the inter-layer dielectric layer 240 .
- Such a configuration allows that each of the above layers of the TFT (except the source electrode 251 in the source-drain electrode layer 250 as illustrated in FIG. 3 ) can be sufficiently insulated from the second electrode 330 .
- a third via 321 (as shown by the enclosed part by the oval with dotted line) can be further formed within or inside the passivation layer 320 , such as at a location of the passivation layer 320 corresponding to where one of the first via 241 is arranged.
- the third via 321 is configured to electrically connect the second electrode 330 and one electrode of the source-drain electrode 250 .
- the thickness of the passivation layer 320 is around 2500-3000 ⁇ . As such, compared with the existing inter-layer dielectric layer 240 (the thickness is 3000 ⁇ 6000 ⁇ ), the passivation layer 320 in some embodiments of the present disclosure is thinner, therefore the capacitance area of the pixel capacitor assembly 300 at most can be reduced to 50%.
- the second electrode 330 and the source electrode 251 in the source-drain electrode layer 250 are electrically connected to each other.
- the second electrode 330 of the pixel capacitor assembly 300 is coupled to the source electrode 251 and thus can be configured to be at an electric potential of Vs.
- V s represents a source terminal of a driving TFT of OLED.
- the second electrode 330 and the source electrode 251 are in direct contact with each other through the third via 321 as described above to thereby get electrically connected to each other.
- the shape of the second electrode 330 there are no limitations to the shape of the second electrode 330 , as long as the second electrode 330 of a certain shape can ensure the alignment area of the first electrode 310 and the second electrode 330 satisfy the design requirements of the pixel capacitor assembly 300 , and persons skilled in the art can design the shape thereof according to the requirements of the pixel capacitor assembly 300 .
- FIG. 18 is substantially a top view of a structure adding the second electrode 330 over the double-TFT structure shown in FIG. 16 . Because the orthographic projection of the second electrode 330 on the substrate 100 is configured to cover at least a portion of the orthographic projections of the first electrode 310 on the substrate 100 , thus in the top view shown in FIG. 18 , only a margin of the first electrode 310 is shown, and other portions of the first electrode 310 is actually hidden below the second electrode 330 .
- the first electrode 310 and the second electrode 330 there is actually a planarization layer (i.e. the second planarization layer 340 in FIG. 3 and described below), which is also hidden below the second electrode 330 in the top view shown in FIG. 18 .
- the stacked space at a side of the thin film transistor 200 that is far away from the substrate 100 is adequately utilized, meanwhile, the original wiring of the source-drain electrode layer 250 is not influenced.
- the second electrode 330 of the pixel capacitor assembly 300 comprises three portions: a first portion, a second portion, and a third portion, which are respectively in a first region (i.e. region A), a second region (i.e. region B), and a third region (i.e. region C).
- the first region (i.e. region A) is the region of the second electrode 330 whose orthographic projection on the substrate 100 completes matches with the orthographic projection of the first electrode 310 on the substrate 100 (i.e. the orthographic projection of the first region on the substrate 100 corresponds to the overlapped region between the orthographic projections of the second electrode 330 and the first electrode 310 on the substrate 100 ).
- the second portion of the second electrode 330 (i.e. the portion of the second electrode 330 within the second region) is configured to be in contact with the source electrode 251 .
- the third region (i.e. region C) of the second electrode 330 is the region of the second electrode 330 except the first region (i.e. region A) and the second region (i.e. region B).
- the pixel capacitor assembly 300 can further comprise a second planarization layer 340 .
- the second planarization layer 340 can be arranged between the passivation layer 320 and the third portion of the second electrode 330 (i.e. the portion of the second electrode 330 corresponding to the region C shown in FIG. 4 ).
- the second planarization layer 340 is configured to increase the distance of the third portion of the second electrode 330 , such that the charged second electrode 330 will not influence the thin film transistor 200 .
- the gate insulating layer 220 can be SiO x , SiN x , SiO x N y , an organic insulating material, AlO x , HfO x or TaO x and so on.
- it can be SiO x , SiN x , SiO x N y , an organic insulating material, AlO x , HfO x or TaO x and so on.
- Persons skilled in the art can select the material according to requirements of the display backplane, and it will not be repeated herein.
- the material of the first planarization layer 400 and the second planarization layer 340 which includes, but not limited to, a planarization material (e.g. a polysiloxane-based material, an acrylic-based material, and a polyimide-based material), a color film material, or a material for pixel define layer, and so on.
- a planarization material e.g. a polysiloxane-based material, an acrylic-based material, and a polyimide-based material
- a color film material e.g. a material for pixel define layer, and so on.
- Persons skilled in the art may select the material for the first planarization layer 400 and/or the second planarization layer 340 accordingly based on the specific requirements of the display backplane, and it will not be repeated herein.
- the display backplane further comprises an OLED component, and thus the display backplane is an OLED display backplane.
- the OLED component is arranged over a side of the pixel capacitor assembly 300 that is far away from the substrate 100 .
- the OLED component is of a top-emitting type, and the second electrode 330 is also employed as an anode of the OLED component.
- the passivation layer 320 can replace the inter-layer dielectric layer 240 in existing OLED technologies as the dielectric layer of the pixel capacitor assembly 300 . Additionally, the passivation layer can be made thinner than the inter-layer dielectric layer 240 . As such, the pixel capacitance can be effectively increased, and the problem that the production yield is negatively influenced when the inter-layer dielectric layer 240 is too thin in existing technologies can also be effectively solved.
- the OLED component is of a bottom-emitting type. Accordingly, the pixel capacitor assembly 300 having a stacked configuration as described above can shield the TFT 200 from lights. As a result, the stability of the light of the display panel can be increased, reducing the difficulties in compensation.
- each electrode including the gate electrode 230 , the source-drain electrode layer 250 , the first electrode 310 , and the second electrode 330 ).
- examples of an electrode material can be a common metal material such as Ag, Cu, Al, Mo, a multilayer metal material such as Mo/Cu/Mo, a metal alloy material such as AlNd, MoNb, a stacked structure formed by metals and transparent conductive oxides such as ITO/Ag/ITO, and so on.
- a common metal material such as Ag, Cu, Al, Mo
- a multilayer metal material such as Mo/Cu/Mo
- a metal alloy material such as AlNd, MoNb
- a stacked structure formed by metals and transparent conductive oxides such as ITO/Ag/ITO, and so on.
- Persons skilled in the art can select the electrode material according to the specific type of the display backplane.
- the second electrode 330 can at the same time be employed as an anode of the OLED component, and thus the material for the second electrode 330 can be the ITO/Ag/ITO stacked structure.
- the anode that has a reflecting function can reflect the light emitted by the light-emitting layer of the OLED component towards the top of the display backplane, thereby the light-emitting efficiency of the OLED component can be improved.
- the material of the active layer comprising the conductive portion 212 and the non-conductive portion 213 , as long as the material can be equally applicable in the oxide technology, the silicon technology and the organic material technology in a display backplane. Persons skilled in the art can select the material according to the specific type of the display backplane.
- the material of the active layer can be selected from an oxide (e.g. a-IGZO, ZnON, or IZTO, etc.), a silicon material (e.g. a-Si or p-Si, etc.) and an organic material (e.g. sexithiophene or polythiophene, etc.).
- an oxide e.g. a-IGZO, ZnON, or IZTO, etc.
- a silicon material e.g. a-Si or p-Si, etc.
- an organic material e.g. sexithiophene or polythiophene, etc.
- embodiments of the present disclosure provide a display backplane, which comprises a substrate, a thin film transistor and a pixel capacitor assembly, stacked successively in layers.
- the thin film transistor is arranged between the substrate and the pixel capacitor assembly.
- the pixel capacitor assembly and the thin film transistor are arranged at different layers in the display backplane without increasing the parasitic capacitance, additionally reducing the design area and improving the aperture ratios of the pixel region. Therefore, it is beneficial for the improvement of the definition of the display panel.
- the pixel capacitor assembly in the display backplane disclosed herein is stacked in layers, there is no need to employ a conductive region of an active layer of the thin film transistor as the capacitance plate, and the distance of a current running through a lightly-doped drain structure (LDD) region can be reduced. Thereby, the on-state current can be improved.
- LDD lightly-doped drain structure
- the present disclosure further provides a display panel, which includes a display backplane according to any one of the embodiments as described above.
- the display panel herein may be an organic light-emitting diode (OLED) display panel, and thus can further comprise an OLED component.
- OLED component can be arranged over a side of the pixel capacitor assembly away from the substrate.
- the OLED component described above is of a top-emitting type, and the second electrode in the display backplane is configured to serve as an anode of the OLED component.
- the present disclosure further provides a manufacturing method of a display backplane. With reference to FIGS. 3-18 , the method will be described in detail.
- the manufacturing method comprises:
- the substrate 100 is prepared to thereby allow the subsequent formation of the thin film transistor 200 and the pixel capacitor assembly 300 thereupon.
- a surface treatment may also be conducted on a side of the substrate 100 , and the side will be configured for formation of the thin film transistor 200 and the pixel capacitor assembly 300 thereupon.
- the specific surface treatment approach there are no limitations to the specific surface treatment approach.
- the thin film transistor 200 can be formed over one side of the substrate 100 .
- the thin film transistor may comprise an active layer comprising a conductive portion 212 and a non-conductive portion 213 , a gate electrode 230 and a source-drain electrode layer 250 .
- an active layer comprising a conductive portion 212 and a non-conductive portion 213 , a gate electrode 230 and a source-drain electrode layer 250 .
- the pixel capacitor assembly 300 can be formed over the side of the thin film transistor 200 that is far away from the substrate. Thereby, a display backplane can be formed, in which the pixel capacitor assembly 300 and the thin film transistor 200 are at different layers. The parasitic capacitance is not increased, the design area can be saved, and the aperture ratio of sub-pixel units can be improved.
- the thin film transistor is of a top-gate type.
- the step S 200 comprises the following sub-steps, as illustrated in FIG. 5B :
- FIG. 7 is a cross-sectional view of the active material layer 211 at a location corresponding to the driving TFT along the SD line. It is noted that in FIG. 6 , the substrate 100 and each dielectric layer are omitted.
- S 208 Conductorizing a portion of the active material layer 211 that is exposed and not at a channel region thereof to thereby form a conductive portion 212 and a non-conductive portion 213 of an active layer.
- the sub-step S 208 can be performed through doping conductive ions or metal elements at said portion of the active material layer 211 .
- the structure of the intermediate product obtained after the sub-step S 208 is illustrated in FIG. 8 and FIG. 9 .
- the thin film transistor 200 of a top-gate type can be formed in the display backplane.
- the manufacturing method may further comprise:
- the step S 300 specifically comprises:
- S 300 a Forming a pixel capacitor assembly over a side of the first planarization layer and the thin film transistor that is far away from the substrate.
- the first planarization layer 400 can be formed over a side of the thin film transistor 200 already formed that is far away from the substrate 100 , which is configured to provide a flattened surface for forming the first electrode 310 thereupon during the subsequent step S 300 a of forming the pixel capacitor assembly.
- the first planarization layer 400 is formed over a side of the inter-layer dielectric layer 240 that is far away from the gate electrode 230 , and it is configured such that an orthographic projection of the first planarization layer 400 on the substrate 100 covers a portion of an orthographic projections of the active layers 212 and 213 and the gate electrode 230 on the substrate 100 .
- the first planarization layer 400 does not cover metal wire regions corresponding to the source electrode, the drain electrode, or cover regions corresponding to the via.
- the first planarization layer 400 can also increase the thickness of the first electrode 310 , so that the interference of the first electrode 310 with the thin film transistor 200 can be avoided.
- the structure of the intermediate product obtained after this step is illustrated in FIG. 11 and FIG. 12 .
- the step S 250 can be carried out by depositing and patterning.
- the specific approaches of forming the first planarization layer 200 there are no limitations to the specific approaches of forming the first planarization layer 200 .
- the method further includes a step S 260 :
- the vias can include a first via 241 that only penetrates the inter-layer dielectric layer 230 , and a second via 242 that penetrates both the inter-layer dielectric layer 240 and the first planarization layer 400 .
- the first via 241 and the second via 242 formed thereby can be employed for the electrical connection of the electrodes.
- the structure of the product obtained through this step can refer to FIG. 13 and FIG. 14 .
- the pixel capacitor assembly 300 can be formed over the side of the thin film transistor 200 and the first planarization layer 400 that is far away from the substrate. Consequently, the stacked pixel capacitor assembly 300 and thin film transistor 200 can be formed. The parasitic capacitance is not increased, the design area can be saved, and the aperture ratio of the sub-pixel unit can be improved.
- the orthographic projection of the pixel capacitor assembly 300 over the substrate 100 covers a portion of the orthographic projection of the active layer 212 and 213 , the gate electrode 230 and the source-drain electrode 250 over the substrate 100 .
- step S 300 may further comprise the following sub-steps:
- the first electrode 310 can be formed over the side of the planarization layer 400 that is far away from the substrate 100 . Consequently, the first electrode 310 formed over the upper surface of the first planarization layer 400 can be more flattened, and because of the raising up by the first planarization layer 400 , the influence of the first electrode 310 to the thin film transistor 200 can be further avoided.
- the shape of the first electrode 310 formed thereby can be substantially same as the shape of the first planarization layer 400 , and the orthographic projection of the first electrode 310 on the substrate 100 covers a portion of the orthographic projections of the active layer 212 and 213 and the gate electrode 230 on the substrate 100 . Consequently, it can be ensured that the first electrode 310 is completely flat, thus it is beneficial for reducing the area that the pixel capacitor assembly 300 occupies.
- FIG. 16 and FIG. 17 The structure of the intermediate product obtained after this sub-step is illustrated in FIG. 16 and FIG. 17 .
- the passivation layer 320 can be formed over the side of the first electrode 310 that is far away from the substrate 100 . Thereby the dielectric layer of the pixel capacitor assembly can be obtained.
- the second electrode 330 can be formed over the side of the passivation layer 320 that is far away from the substrate 100 . Thereby, the complete structure of the pixel capacitor assembly 300 can be obtained.
- the passivation layer may also be extended to cover the first planarization layer 400 , the source-drain electrode layer 250 and the inter-layer dielectric layer 240 .
- each layer/component of the TFT 200 (except the source electrode 251 ) can be configured to be sufficiently in contact with the second electrode 330 .
- a third via 321 can be formed at a location of the passivation layer 320 corresponding to the first via 241 that is far away from the driving TFT.
- the third via 321 is configured to allow the electrical connection between the second electrode 330 and the source electrode 251 .
- the formation of the passivation layer 320 can be realized by depositing, yet there are no limitations to the specific approach.
- the method may further comprise a sub-step:
- the second passivation layer 340 can be formed over a third region (i.e. region C in FIG. 4 ) of the passivation layer 320 that is far away from the substrate 100 .
- the specific location of the third region (or region C) can refer to FIG. 4 , and the description thereof is described above.
- the formation of the second passivation layer 340 can be realized by depositing and patterning, yet there are no limitations to the specific approach.
- the step S 330 of forming a second electrode over a side of the passivation layer that is far away from the substrate can comprise:
- S 330 a Forming a second electrode over a side of the passivation layer and the second passivation layer that is far away from the substrate.
- the second planarization layer 340 can increase the thickness of the region (i.e. region C) that is apart from the region where, where the orthographic projections of the second electrode 330 and the first electrode 310 do not overlap. As such, the charged second electrode 330 will not influence the thin film transistor 200 .
- the second electrode 330 can also be configured to be electrically connected to the source electrode 251 through a third via 321 . As a result, the second electrode 330 can be at an electric potential of Vs.
- the structure of the intermediate product obtained after this sub-step can refer to FIG. 18 and FIG. 3 .
- the sub-step S 330 of forming the second electrode 330 can be realized by depositing and patterning, or by other approaches. There are no limitations herein.
- the first electrode 310 and the source-drain electrode 250 can be formed through a substantially same patterning process.
- a first via 241 can be formed to penetrate the inter-layer dielectric layer 240 , and the subsequent step of forming the first electrode 310 and the source-drain electrode 250 can allow the proper electrical connection between each of the source-drain electrode 250 to the conductive portion 212 of the active layer in the thin film transistor 200 .
- the manufacturing method further comprises, after the step S 300 :
- the OLED component formed can be a top-emitting structure, and the second electrode 330 can be further configured as an anode of the OLED component. Consequently, the area of sub-pixels is smaller, which is beneficial for the improvement of the definition.
- the OLED component may be a bottom-emitting structure.
- the stacked pixel capacitor assembly 300 can shield the TFT 200 from lights, thereby the stability of the light of the display panel is improved, leading to a reduced difficulty for compensation.
- the present disclosure provides a manufacturing method of a display backplane, where the area of sub-pixels occupied by the pixel capacitor assembly of this display backplane is smaller, which is beneficial for the improvement of the definition of the display panel.
- the present disclosure further provides a display panel.
- the display panel comprises the aforementioned display backplane according to any one of the embodiments of the disclosure as described above.
- the display panel may be OLED display panel, but can also be of a different type.
- the display panel may comprise other necessary structures and components.
- the display panel may comprise other necessary structures and components.
- there may be a glass cover or an upper polarizer, and so on.
- the present disclosure further provides a display device, which comprises the aforementioned display panel according to any one of the embodiments as described above.
- the display device can be an OLED display device, but can also be of a different type. There are no limitations herein.
- the display device can further comprise other necessary structures and components, such as a shell, a circuit board, power lines and so on.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Geometry (AREA)
- Manufacturing & Machinery (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Electroluminescent Light Sources (AREA)
Abstract
Description
Claims (9)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201711043454.7A CN107785404B (en) | 2017-10-31 | 2017-10-31 | Display back plate and manufacturing method thereof, display panel and display device |
CN201711043454.7 | 2017-10-31 | ||
PCT/CN2018/112898 WO2019085928A1 (en) | 2017-10-31 | 2018-10-31 | Display backplane and manufacturing method thereof, and display panel |
Publications (2)
Publication Number | Publication Date |
---|---|
US20210376031A1 US20210376031A1 (en) | 2021-12-02 |
US11488988B2 true US11488988B2 (en) | 2022-11-01 |
Family
ID=61431914
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/333,997 Active 2040-12-22 US11488988B2 (en) | 2017-10-31 | 2018-10-31 | Display backplane and manufacturing method thereof, and display panel |
Country Status (3)
Country | Link |
---|---|
US (1) | US11488988B2 (en) |
CN (1) | CN107785404B (en) |
WO (1) | WO2019085928A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20210408186A1 (en) * | 2019-07-16 | 2021-12-30 | Ordos Yuansheng Optoelectronics Co., Ltd. | Display substrate, manufacturing method thereof and display device |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107785404B (en) * | 2017-10-31 | 2021-01-22 | 京东方科技集团股份有限公司 | Display back plate and manufacturing method thereof, display panel and display device |
CN109244107B (en) * | 2018-07-20 | 2021-01-01 | Tcl华星光电技术有限公司 | OLED backboard and manufacturing method thereof |
JP7295142B2 (en) * | 2018-11-20 | 2023-06-20 | 京東方科技集團股▲ふん▼有限公司 | DISPLAY SUBSTRATE, DISPLAY DEVICE, AND DISPLAY SUBSTRATE MANUFACTURING METHOD |
CN209912874U (en) * | 2019-08-05 | 2020-01-07 | 北京京东方技术开发有限公司 | Display substrate and display device |
CN111312728A (en) * | 2020-02-27 | 2020-06-19 | 武汉华星光电半导体显示技术有限公司 | Array substrate and manufacturing method thereof |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020104995A1 (en) | 2001-01-17 | 2002-08-08 | Shunpei Yamazaki | Light emitting device |
CN1602125A (en) | 2004-10-14 | 2005-03-30 | 友达光电股份有限公司 | Organic light emitting device and its mfg method |
US20060226423A1 (en) * | 2005-04-11 | 2006-10-12 | Seiko Epson Corporation | Electro-optical device, manufacturing method thereof, and electronic apparatus |
US20140239264A1 (en) | 2013-02-28 | 2014-08-28 | Lg Display Co., Ltd. | Organic light emitting diode display device and method of manufacturing the same |
US20150028307A1 (en) * | 2013-07-29 | 2015-01-29 | Lg Display Co., Ltd. | Organic light emitting display |
US20150055051A1 (en) | 2013-08-26 | 2015-02-26 | Apple Inc. | Displays With Silicon and Semiconducting Oxide Thin-Film Transistors |
KR20150033933A (en) * | 2013-09-25 | 2015-04-02 | 엘지디스플레이 주식회사 | Liquid crystal display device and method of manufacturing the same |
US20170047390A1 (en) * | 2015-08-11 | 2017-02-16 | Samsung Display Co., Ltd. | Organic light-emitting diode display |
US9698176B1 (en) * | 2013-11-05 | 2017-07-04 | Ananda H. Kumar | Silicon-based backplane structures and methods for display applications |
US20170194402A1 (en) * | 2016-01-06 | 2017-07-06 | Samsung Display Co., Ltd. | Organic light-emitting display apparatus |
US20190302917A1 (en) * | 2018-03-27 | 2019-10-03 | Shaoher Pan | Integrated light-emitting pixel arrays based devices by bonding |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104362168B (en) * | 2014-11-11 | 2017-08-04 | 昆山国显光电有限公司 | A kind of organic light-emitting display device and preparation method thereof |
CN107785404B (en) * | 2017-10-31 | 2021-01-22 | 京东方科技集团股份有限公司 | Display back plate and manufacturing method thereof, display panel and display device |
-
2017
- 2017-10-31 CN CN201711043454.7A patent/CN107785404B/en active Active
-
2018
- 2018-10-31 US US16/333,997 patent/US11488988B2/en active Active
- 2018-10-31 WO PCT/CN2018/112898 patent/WO2019085928A1/en active Application Filing
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020104995A1 (en) | 2001-01-17 | 2002-08-08 | Shunpei Yamazaki | Light emitting device |
CN1602125A (en) | 2004-10-14 | 2005-03-30 | 友达光电股份有限公司 | Organic light emitting device and its mfg method |
US20060226423A1 (en) * | 2005-04-11 | 2006-10-12 | Seiko Epson Corporation | Electro-optical device, manufacturing method thereof, and electronic apparatus |
US20140239264A1 (en) | 2013-02-28 | 2014-08-28 | Lg Display Co., Ltd. | Organic light emitting diode display device and method of manufacturing the same |
US20150028307A1 (en) * | 2013-07-29 | 2015-01-29 | Lg Display Co., Ltd. | Organic light emitting display |
US20150055051A1 (en) | 2013-08-26 | 2015-02-26 | Apple Inc. | Displays With Silicon and Semiconducting Oxide Thin-Film Transistors |
KR20150033933A (en) * | 2013-09-25 | 2015-04-02 | 엘지디스플레이 주식회사 | Liquid crystal display device and method of manufacturing the same |
US9698176B1 (en) * | 2013-11-05 | 2017-07-04 | Ananda H. Kumar | Silicon-based backplane structures and methods for display applications |
US20170047390A1 (en) * | 2015-08-11 | 2017-02-16 | Samsung Display Co., Ltd. | Organic light-emitting diode display |
US20170194402A1 (en) * | 2016-01-06 | 2017-07-06 | Samsung Display Co., Ltd. | Organic light-emitting display apparatus |
US20190302917A1 (en) * | 2018-03-27 | 2019-10-03 | Shaoher Pan | Integrated light-emitting pixel arrays based devices by bonding |
Non-Patent Citations (1)
Title |
---|
International Search Report in Application No. PCT/CN2018/112898, dated Jan. 14, 2019. |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20210408186A1 (en) * | 2019-07-16 | 2021-12-30 | Ordos Yuansheng Optoelectronics Co., Ltd. | Display substrate, manufacturing method thereof and display device |
US11889721B2 (en) * | 2019-07-16 | 2024-01-30 | Ordos Yuansheng Optoelectronics Co., Ltd. | Display substrate, manufacturing method thereof and display device |
Also Published As
Publication number | Publication date |
---|---|
WO2019085928A1 (en) | 2019-05-09 |
CN107785404A (en) | 2018-03-09 |
CN107785404B (en) | 2021-01-22 |
US20210376031A1 (en) | 2021-12-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11488988B2 (en) | Display backplane and manufacturing method thereof, and display panel | |
US10930719B2 (en) | Array substrate, method of making array substrate and display device having sub-pixels with transparent etching layer | |
US10978531B2 (en) | Transparent display substrate, manufacturing method thereof and transparent display panel | |
US20200105789A1 (en) | Array substrate, method of manufacturing the same, and display panel | |
US11489029B2 (en) | Transparent display substrate including capacitor overlapping driving and switching TFTs, and manufacturing method therefor | |
US9818814B2 (en) | Organic light emitting display devices and methods of manufacturing organic light emitting display devices | |
US10886409B2 (en) | Display backplate and fabrication method thereof, display panel and display device | |
US9960188B2 (en) | Thin film transistor, array substrate, and fabrication method there of, and display apparatus | |
US9373650B2 (en) | TFT array substrate, manufacturing method thereof and display panel | |
US11462602B2 (en) | Array substrate, manufacturing method thereof, and display device | |
US20150021591A1 (en) | Thin film transistor and thin film transistor array panel including the same | |
US8921852B2 (en) | Thin film transistor array panel and method of manufacturing the same | |
CN111682031B (en) | Display substrate, preparation method thereof and display device | |
CN109427820A (en) | A kind of substrate and preparation method thereof, display panel | |
WO2021227106A1 (en) | Display panel and manufacturing method therefor | |
US20230148287A1 (en) | Displaying Substrate, Manufacturing Method Thereof, and Display Panel | |
CN104681585A (en) | Organic light emitting diode display device and method of fabricating the same | |
CN113745249B (en) | Display panel, preparation method thereof and mobile terminal | |
US20230200144A1 (en) | Display panel, display apparatus, and fabrication method | |
CN109817816A (en) | Display panel and manufacturing method | |
CN114823914A (en) | Array substrate, manufacturing method thereof and display panel | |
CN113066818B (en) | Display screen and electronic equipment | |
CN114335015A (en) | Display device and manufacturing method thereof | |
WO2021072908A1 (en) | Array substrate and manufacturing method therefor, and display panel | |
US20240138186A1 (en) | Display panel, method of fabricating same and display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: BOE TECHNOLOGY GROUP CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SONG, ZHEN;WANG, GUOYING;REEL/FRAME:048617/0305 Effective date: 20190312 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
AS | Assignment |
Owner name: BEIJING BOE TECHNOLOGY DEVELOPMENT CO., LTD., CHINA Free format text: CORRECTION TO EXECUTION DATE;ASSIGNOR:BOE TECHNOLOGY GROUP CO., LTD.;REEL/FRAME:061503/0856 Effective date: 20220920 Owner name: BEIJING BOE TECHNOLOGY DEVELOPMENT CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BOE TECHNOLOGY GROUP CO., LTD.;REEL/FRAME:061172/0031 Effective date: 20220726 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |