US11482664B2 - Planarization method - Google Patents

Planarization method Download PDF

Info

Publication number
US11482664B2
US11482664B2 US17/136,051 US202017136051A US11482664B2 US 11482664 B2 US11482664 B2 US 11482664B2 US 202017136051 A US202017136051 A US 202017136051A US 11482664 B2 US11482664 B2 US 11482664B2
Authority
US
United States
Prior art keywords
inclined surface
surface part
electrode layer
passivation layer
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US17/136,051
Other versions
US20210336125A1 (en
Inventor
Lieng Loo
Kahkeen Lai
YiLei Wu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AAC Technologies Holdings Shenzhen Co Ltd
Original Assignee
AAC Acoustic Technologies Shenzhen Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AAC Acoustic Technologies Shenzhen Co Ltd filed Critical AAC Acoustic Technologies Shenzhen Co Ltd
Assigned to AAC ACOUSTIC TECHNOLOGIES (SHENZHEN) CO., LTD. reassignment AAC ACOUSTIC TECHNOLOGIES (SHENZHEN) CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LAI, KAHKEEN, LOO, LIENG, WU, YILEI
Publication of US20210336125A1 publication Critical patent/US20210336125A1/en
Application granted granted Critical
Publication of US11482664B2 publication Critical patent/US11482664B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N30/00—Piezoelectric or electrostrictive devices
    • H10N30/01—Manufacture or treatment
    • H01L41/332—
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H3/00—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators
    • H03H3/007—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks
    • H03H3/02—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks for the manufacture of piezoelectric or electrostrictive resonators or networks
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N30/00—Piezoelectric or electrostrictive devices
    • H10N30/01—Manufacture or treatment
    • H10N30/08—Shaping or machining of piezoelectric or electrostrictive bodies
    • H10N30/082—Shaping or machining of piezoelectric or electrostrictive bodies by etching, e.g. lithography
    • H01L41/23—
    • H01L41/25—
    • H01L41/297—
    • H01L41/47—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N30/00—Piezoelectric or electrostrictive devices
    • H10N30/01—Manufacture or treatment
    • H10N30/02—Forming enclosures or casings
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N30/00—Piezoelectric or electrostrictive devices
    • H10N30/01—Manufacture or treatment
    • H10N30/03—Assembling devices that include piezoelectric or electrostrictive parts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N30/00—Piezoelectric or electrostrictive devices
    • H10N30/01—Manufacture or treatment
    • H10N30/06—Forming electrodes or interconnections, e.g. leads or terminals
    • H10N30/067—Forming single-layered electrodes of multilayered piezoelectric or electrostrictive parts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N35/00—Magnetostrictive devices
    • H10N35/01—Manufacture or treatment
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H3/00—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators
    • H03H3/007—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks
    • H03H3/02—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks for the manufacture of piezoelectric or electrostrictive resonators or networks
    • H03H2003/021—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks for the manufacture of piezoelectric or electrostrictive resonators or networks the resonators or networks being of the air-gap type
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N30/00—Piezoelectric or electrostrictive devices
    • H10N30/01—Manufacture or treatment
    • H10N30/06—Forming electrodes or interconnections, e.g. leads or terminals

Definitions

  • the invention relates to the technical field of planarization processing methods, in particular to a planarization method.
  • the CMP process is relatively complicated and relatively high in cost.
  • the CMP process has requirements for materials, and multiple materials are not suitable for the CMP process, for example, aluminum nitride is not a common material for the CMP process, and silicon nitride is difficult to process for the CMP process.
  • the conventional CMP process is to planarize the whole to-be-processed product in the planarization process.
  • One of the major objects of the present invention is to provide a planarization method that is capable of simple operation, high practicability and easy controlling in the implementation process.
  • the present invention provides a planarization method for partially planarizing a surface of a to-be-processed product having a cavity filled with an oxide, a first electrode layer covering the cavity and having a first inclined surface part positioned on a periphery of the first electrode layer, a piezoelectric layer covering the first electrode layer and having a second inclined surface part according to the first inclined surface part, and a second electrode layer covering a part of the piezoelectric layer and having a third inclined surface part positioned on a periphery of the second electrode layer; and the orthographic projection of the second electrode layer in the vertical direction falls inside the cavity; and wherein
  • planarization method comprises steps of:
  • first passivation layer depositing a first passivation layer on the second electrode layer for covering the second electrode layer and the piezoelectric layer; the first passivation layer is etched to form a lining pad by the first passivation layer on the periphery of the third inclined surface part on the periphery of the second electrode layer, the lining pad is flush with the second electrode layer, and due to the third inclined surface part, a fourth inclined surface part is formed by the lining pad on the surface of the third inclined surface part;
  • a second passivation layer is deposited on the second electrode layer and covers the second electrode layer, the lining pad and the piezoelectric layer, and the second passivation layer is provided with a first plane part, a fifth inclined surface part arranged on the periphery of the first plane part, and a second plane part extending from the fifth inclined surface part; the projection of the first plane part in the vertical direction covers the cavity; and the orthographic projection of the fifth inclined surface part in the vertical direction falls outside the cavity.
  • the fifth inclined surface part is formed on the second passivation layer due to the presence of the fourth inclined surface part
  • a sixth inclined surface part arranged on the periphery of the second plane part is also formed on the second passivation layer due to the presence of the second inclined surface part.
  • the method further comprises the following process:
  • the method further comprises the following process:
  • the implementation way of total etching for the second passivation layer is total dry etching or total wet etching.
  • an aluminum nitride material is adopted by the first passivation layer and the second passivation layer.
  • the to-be-processed product is a filter.
  • FIG. 1 is a flowchart of a planarization method in an embodiment of the invention.
  • FIG. 2 and FIG. 3 are process diagrams of the planarization method in the embodiment of the invention.
  • FIG. 4 is a flowchart of the planarization method in another embodiment of the invention.
  • FIGS. 5 and 6 are the process diagrams of the planarization method in the other embodiment of the invention.
  • the embodiment of the invention provides a planarization method, which is used for planarizing a to-be-processed product 100 , such as a filter.
  • the to-be-processed product 100 is provided with a cavity 11 filled with an oxide 15 .
  • the to-be-processed product 100 comprises a first electrode layer 12 , a piezoelectric layer 13 and a second electrode layer 14 which are stacked on the cavity 11 ;
  • the first electrode layer 12 covers the cavity 11 and comprises a first inclined surface part 121 positioned on the periphery of the first electrode layer 12 ;
  • the piezoelectric layer 13 covers the first electrode layer 12 , and due to the first inclined surface part 121 , a second inclined surface part 131 is formed by the piezoelectric layer 13 on the surface of the first inclined surface part;
  • the second electrode layer 14 covers part of the piezoelectric layer 13 and comprises a third inclined surface part 141 positioned on the periphery of the second electrode layer 14 ; and the orthographic projection of the second electrode layer 14 in the vertical direction falls inside the cavity 11 .
  • the planarization method comprises the steps:
  • a first passivation layer 16 is deposited on the second electrode layer 14 , an aluminum nitride material can be adopted by the first passivation layer 16 , a PVD deposition method or CVD deposition method can be adopted as the deposition mode, and which deposition mode will be used depends on the type and applicability of a required thin film.
  • the first passivation layer 16 covers the second electrode layer 14 and the piezoelectric layer 13 .
  • the first passivation layer 16 is etched to form a lining pad 17 by the first passivation layer 16 on the periphery of the third inclined surface part 141 on the periphery of the second electrode layer 14 , the lining pad 17 is flush with the second electrode layer 14 , and due to the third inclined surface part 141 , a fourth inclined surface part 171 is formed by the lining pad 17 on the surface of the third inclined surface part.
  • the design of the lining pad 17 is to prepare for subsequent deposition of a second passivation layer 18 , normally speaking, a spacing (as shown in FIG.
  • the size of the spacing is a horizontal distance between the top edge of the cavity 11 and the outer edge of the third inclined surface part 141 , and an additional spacer is formed at the spacing position, so that the spacing has a greater process margin, and the width of the spacer expands the actual width of the second electrode layer 14 ; and the processing requirements can be met by depositing the thinner second passivation layer 18 during subsequent deposition of the second passivation layer 18 , for example, the orthographic projection of a fifth inclined surface part 182 in the vertical direction can fall outside the cavity 11 by depositing the thinner second passivation layer 18 .
  • the second passivation layer 18 is deposited on the second electrode layer 14 , the PVD deposition method or CVD deposition method can be adopted as the deposition mode, and which deposition mode will be used depends on the type and applicability of the required thin film.
  • the second passivation layer 18 covers the second electrode layer 14 and the piezoelectric layer 13 ; the second passivation layer 18 is provided with a first plane part 181 , the fifth inclined surface part 182 arranged on the periphery of the first plane part 181 , a second plane part 183 extending from the fifth inclined surface part 182 , and a sixth inclined surface part 184 arranged on the periphery of the second plane part 183 ; the projection of the first plane part 181 in the vertical direction covers the cavity 11 ; due to the presence of the fourth inclined surface part 171 , the fifth inclined surface part 182 is formed on the second passivation layer 18 and the orthographic projection of the fifth inclined surface part 182 in the vertical direction falls outside the cavity 11 ; and furthermore, due to the presence of the second inclined surface part 131 , the sixth inclined surface part 184 is formed on the second passivation layer 18 .
  • the second passivation layer 18 needs to have an enough thickness to enable the orthographic projection of the fifth inclined surface part 182 in the vertical direction to fall outside the cavity 11 , for example, the final thickness of the typical second passivation layer 18 is usually in the range of 100-300 nm, if the process of depositing the first passivation layer 16 to form the lining pad 17 is not carried out, the initial deposition thickness of the second passivation layer 18 may be in the range of 300-1,000 nm, while the process of depositing the first passivation layer 16 to form the lining pad 17 is carried out in advance, the orthographic projection of the fifth inclined surface part 182 in the vertical direction can fall outside the cavity 11 as long as the initial deposition thickness of the second passivation layer 18 may be in the range of 100-500 nm, the initial deposition thickness of the second passivation layer 18 is greatly reduced or even the thickness of the deposited second passivation layer 18 is just the required thickness.
  • the target of planarizing the surface part (the first plane part 181 ) of the to-be-processed product 100 can be achieved without the subsequent etching process on the second passivation layer 18 .
  • the filter has the design requirement of improving the acoustic performance, more room is left for processing in sizes of the second electrode layer 14 and the cavity 11 .
  • the specific thickness of the second passivation layer 18 depends on the thickness (namely, the overall thickness of the first electrode layer 12 , the piezoelectric layer 13 and the second electrode layer 14 in the embodiment) of a stack while the thickness of the stack is determined according to actual requirements.
  • step S 400 is unnecessary, the step S 400 (as shown in FIGS. 4 to 6 ) is required only when the thickness of the deposited second passivation layer 18 exceeds the required thickness, and the step S 400 (as shown in FIGS. 1 to 3 ) is not required if the thickness of the deposited second passivation layer 18 is just the required thickness.
  • total etching is carried out on the second passivation layer 18 until the thickness of the second passivation layer 18 is reduced to the required thickness, for example, if the required thickness of the typical second passivation layer 18 is in the range of 100-300 nm, the thickness of the second passivation layer 18 needs to be reduced to the range of 100-300 nm. It will be understood that the final required thickness of the second passivation layer 18 depends on the thickness (namely, the overall thickness of the first electrode layer 12 , the piezoelectric layer 13 and the second electrode layer 14 in the embodiment) of the stack while the thickness of the stack is determined according to the actual requirements.
  • the implementation way of total etching for the second passivation layer 18 is total dry etching or total wet etching, the total etching described herein refers to etching the second passivation layer 18 from top to bottom at the same etching rate, that is to say, the shape of the second passivation layer 18 is not changed before and after the etching, and only the thickness is changed. Therefore, compared with a CMP process, the planarization method is smaller in planarized area and can achieve better uniformity control in the planarization process.
  • an etching material is not excessively limited, for example, the aluminum nitride material or silicon nitride material is not suitable for the CMP process while the aluminum nitride material or silicon nitride material is not limited for the total etching method, therefore, the aluminum nitride material can be adopted by the second passivation layer 18 .
  • planarization method provided by the embodiment is simple in operation, high in practicability and easier to control in the implementation process, and can achieve better local planarization. Furthermore, the planarization method is not limited to the material of the to-be-processed product 100 and is wide in application range.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Piezo-Electric Or Mechanical Vibrators, Or Delay Or Filter Circuits (AREA)
  • Surface Acoustic Wave Elements And Circuit Networks Thereof (AREA)

Abstract

The invention provides a planarization method, which can make the local flatness of the product to be processed more uniform. The product has a cavity filled with oxide and includes a first electrode layer, a piezoelectric layer and a second electrode layer superposed on the cavity. The first electrode layer covers the cavity and includes a first inclined face around the first electrode layer, and the piezoelectric layer covers the first electrode layer and is arranged on the first electrode layer. The planarization method includes: depositing a passivation layer on the second electrode layer and etching the passivation layer completely until the thickness of the passivation layer is reduced to the required thickness.

Description

FIELD OF THE PRESENT DISCLOSURE
The invention relates to the technical field of planarization processing methods, in particular to a planarization method.
DESCRIPTION OF RELATED ART
In the prior art, a product requiring planarization processing is usually implemented through a CMP (chemical mechanical polishing) process, and the CMP process has the following problems:
1. The CMP process is relatively complicated and relatively high in cost.
2. The CMP process has requirements for materials, and multiple materials are not suitable for the CMP process, for example, aluminum nitride is not a common material for the CMP process, and silicon nitride is difficult to process for the CMP process.
3. The conventional CMP process is to planarize the whole to-be-processed product in the planarization process.
Therefore, it is necessary to provide a novel planarization method for solving the problems.
SUMMARY OF THE PRESENT INVENTION
One of the major objects of the present invention is to provide a planarization method that is capable of simple operation, high practicability and easy controlling in the implementation process.
Accordingly, the present invention provides a planarization method for partially planarizing a surface of a to-be-processed product having a cavity filled with an oxide, a first electrode layer covering the cavity and having a first inclined surface part positioned on a periphery of the first electrode layer, a piezoelectric layer covering the first electrode layer and having a second inclined surface part according to the first inclined surface part, and a second electrode layer covering a part of the piezoelectric layer and having a third inclined surface part positioned on a periphery of the second electrode layer; and the orthographic projection of the second electrode layer in the vertical direction falls inside the cavity; and wherein
the planarization method comprises steps of:
depositing a first passivation layer on the second electrode layer for covering the second electrode layer and the piezoelectric layer; the first passivation layer is etched to form a lining pad by the first passivation layer on the periphery of the third inclined surface part on the periphery of the second electrode layer, the lining pad is flush with the second electrode layer, and due to the third inclined surface part, a fourth inclined surface part is formed by the lining pad on the surface of the third inclined surface part;
a second passivation layer is deposited on the second electrode layer and covers the second electrode layer, the lining pad and the piezoelectric layer, and the second passivation layer is provided with a first plane part, a fifth inclined surface part arranged on the periphery of the first plane part, and a second plane part extending from the fifth inclined surface part; the projection of the first plane part in the vertical direction covers the cavity; and the orthographic projection of the fifth inclined surface part in the vertical direction falls outside the cavity.
In addition, the fifth inclined surface part is formed on the second passivation layer due to the presence of the fourth inclined surface part, and a sixth inclined surface part arranged on the periphery of the second plane part is also formed on the second passivation layer due to the presence of the second inclined surface part.
In addition, after the second passivation layer is deposited on the second electrode layer, the method further comprises the following process:
carrying out the totally etching on the second passivation layer until the thickness of the second passivation layer is reduced to the required thickness; and releasing the oxide in the cavity for obtaining a finished product.
In addition, after the second passivation layer is deposited on the second electrode layer, the method further comprises the following process:
releasing the oxide in the cavity for obtaining a finished product.
In addition, the implementation way of total etching for the second passivation layer is total dry etching or total wet etching.
In addition, an aluminum nitride material is adopted by the first passivation layer and the second passivation layer.
In addition, the to-be-processed product is a filter.
BRIEF DESCRIPTION OF THE DRAWINGS
Many aspects of the exemplary embodiment can be better understood with reference to the following drawings. The components in the drawing are not necessarily drawn to scale, the emphasis instead being placed upon clearly illustrating the principles of the present disclosure.
FIG. 1 is a flowchart of a planarization method in an embodiment of the invention.
FIG. 2 and FIG. 3 are process diagrams of the planarization method in the embodiment of the invention.
FIG. 4 is a flowchart of the planarization method in another embodiment of the invention.
FIGS. 5 and 6 are the process diagrams of the planarization method in the other embodiment of the invention.
 DETAILED DESCRIPTION OF THE EXEMPLARY EMBODIMENTS
The present disclosure will hereinafter be described in detail with reference to several exemplary embodiments. To make the technical problems to be solved, technical solutions and beneficial effects of the present disclosure more apparent, the present disclosure is described in further detail together with the figure and the embodiments. It should be understood the specific embodiments described hereby is only to explain the disclosure, not intended to limit the disclosure.
It should be noted that, all directional instructions in the embodiment of the invention (such as upper, lower, left, right, front, rear, inside, outside, top and bottom) are used only for explaining relative positional relationships between various components in a particular attitude (as shown in the drawings), and the like. If the particular attitude is changed, the directional instructions are changed accordingly.
It should be further noted that, when an element is referred to as being “fixed” or “arranged” on another element, it may be directly on the other element or intervening elements may be present at the same time. When an element is referred to as being “connected” on another element, it may be directly connected to the other element or intervening elements may be present at the same time.
EMBODIMENTS
As shown in FIGS. 1 to 6, the embodiment of the invention provides a planarization method, which is used for planarizing a to-be-processed product 100, such as a filter. The to-be-processed product 100 is provided with a cavity 11 filled with an oxide 15. The to-be-processed product 100 comprises a first electrode layer 12, a piezoelectric layer 13 and a second electrode layer 14 which are stacked on the cavity 11; the first electrode layer 12 covers the cavity 11 and comprises a first inclined surface part 121 positioned on the periphery of the first electrode layer 12; the piezoelectric layer 13 covers the first electrode layer 12, and due to the first inclined surface part 121, a second inclined surface part 131 is formed by the piezoelectric layer 13 on the surface of the first inclined surface part; the second electrode layer 14 covers part of the piezoelectric layer 13 and comprises a third inclined surface part 141 positioned on the periphery of the second electrode layer 14; and the orthographic projection of the second electrode layer 14 in the vertical direction falls inside the cavity 11. The planarization method comprises the steps:
S100, a first passivation layer 16 is deposited on the second electrode layer 14, an aluminum nitride material can be adopted by the first passivation layer 16, a PVD deposition method or CVD deposition method can be adopted as the deposition mode, and which deposition mode will be used depends on the type and applicability of a required thin film. The first passivation layer 16 covers the second electrode layer 14 and the piezoelectric layer 13.
S200, the first passivation layer 16 is etched to form a lining pad 17 by the first passivation layer 16 on the periphery of the third inclined surface part 141 on the periphery of the second electrode layer 14, the lining pad 17 is flush with the second electrode layer 14, and due to the third inclined surface part 141, a fourth inclined surface part 171 is formed by the lining pad 17 on the surface of the third inclined surface part. The design of the lining pad 17 is to prepare for subsequent deposition of a second passivation layer 18, normally speaking, a spacing (as shown in FIG. 2 a) exists between the cavity 11 of the to-be-processed product 100 and the second electrode layer 14, the size of the spacing is a horizontal distance between the top edge of the cavity 11 and the outer edge of the third inclined surface part 141, and an additional spacer is formed at the spacing position, so that the spacing has a greater process margin, and the width of the spacer expands the actual width of the second electrode layer 14; and the processing requirements can be met by depositing the thinner second passivation layer 18 during subsequent deposition of the second passivation layer 18, for example, the orthographic projection of a fifth inclined surface part 182 in the vertical direction can fall outside the cavity 11 by depositing the thinner second passivation layer 18.
S300, the second passivation layer 18 is deposited on the second electrode layer 14, the PVD deposition method or CVD deposition method can be adopted as the deposition mode, and which deposition mode will be used depends on the type and applicability of the required thin film. The second passivation layer 18 covers the second electrode layer 14 and the piezoelectric layer 13; the second passivation layer 18 is provided with a first plane part 181, the fifth inclined surface part 182 arranged on the periphery of the first plane part 181, a second plane part 183 extending from the fifth inclined surface part 182, and a sixth inclined surface part 184 arranged on the periphery of the second plane part 183; the projection of the first plane part 181 in the vertical direction covers the cavity 11; due to the presence of the fourth inclined surface part 171, the fifth inclined surface part 182 is formed on the second passivation layer 18 and the orthographic projection of the fifth inclined surface part 182 in the vertical direction falls outside the cavity 11; and furthermore, due to the presence of the second inclined surface part 131, the sixth inclined surface part 184 is formed on the second passivation layer 18. In this process, the second passivation layer 18 needs to have an enough thickness to enable the orthographic projection of the fifth inclined surface part 182 in the vertical direction to fall outside the cavity 11, for example, the final thickness of the typical second passivation layer 18 is usually in the range of 100-300 nm, if the process of depositing the first passivation layer 16 to form the lining pad 17 is not carried out, the initial deposition thickness of the second passivation layer 18 may be in the range of 300-1,000 nm, while the process of depositing the first passivation layer 16 to form the lining pad 17 is carried out in advance, the orthographic projection of the fifth inclined surface part 182 in the vertical direction can fall outside the cavity 11 as long as the initial deposition thickness of the second passivation layer 18 may be in the range of 100-500 nm, the initial deposition thickness of the second passivation layer 18 is greatly reduced or even the thickness of the deposited second passivation layer 18 is just the required thickness. Therefore, the target of planarizing the surface part (the first plane part 181) of the to-be-processed product 100 can be achieved without the subsequent etching process on the second passivation layer 18. Furthermore, if the filter has the design requirement of improving the acoustic performance, more room is left for processing in sizes of the second electrode layer 14 and the cavity 11. It will be understood that the specific thickness of the second passivation layer 18 depends on the thickness (namely, the overall thickness of the first electrode layer 12, the piezoelectric layer 13 and the second electrode layer 14 in the embodiment) of a stack while the thickness of the stack is determined according to actual requirements.
It will be understood that the step S400 is unnecessary, the step S400 (as shown in FIGS. 4 to 6) is required only when the thickness of the deposited second passivation layer 18 exceeds the required thickness, and the step S400 (as shown in FIGS. 1 to 3) is not required if the thickness of the deposited second passivation layer 18 is just the required thickness.
S400, total etching is carried out on the second passivation layer 18 until the thickness of the second passivation layer 18 is reduced to the required thickness, for example, if the required thickness of the typical second passivation layer 18 is in the range of 100-300 nm, the thickness of the second passivation layer 18 needs to be reduced to the range of 100-300 nm. It will be understood that the final required thickness of the second passivation layer 18 depends on the thickness (namely, the overall thickness of the first electrode layer 12, the piezoelectric layer 13 and the second electrode layer 14 in the embodiment) of the stack while the thickness of the stack is determined according to the actual requirements. The implementation way of total etching for the second passivation layer 18 is total dry etching or total wet etching, the total etching described herein refers to etching the second passivation layer 18 from top to bottom at the same etching rate, that is to say, the shape of the second passivation layer 18 is not changed before and after the etching, and only the thickness is changed. Therefore, compared with a CMP process, the planarization method is smaller in planarized area and can achieve better uniformity control in the planarization process.
Furthermore, in the total etching method, an etching material is not excessively limited, for example, the aluminum nitride material or silicon nitride material is not suitable for the CMP process while the aluminum nitride material or silicon nitride material is not limited for the total etching method, therefore, the aluminum nitride material can be adopted by the second passivation layer 18.
S500, the oxide 15 in the cavity 11 is released to obtain a finished product.
The planarization method provided by the embodiment is simple in operation, high in practicability and easier to control in the implementation process, and can achieve better local planarization. Furthermore, the planarization method is not limited to the material of the to-be-processed product 100 and is wide in application range.
It is to be understood, however, that even though numerous characteristics and advantages of the present exemplary embodiments have been set forth in the foregoing description, together with details of the structures and functions of the embodiments, the disclosure is illustrative only, and changes may be made in detail, especially in matters of shape, size, and arrangement of parts within the principles of the invention to the full extent indicated by the broad general meaning of the terms where the appended claims are expressed.

Claims (7)

What is claimed is:
1. A planarization method, comprising:
S000: providing a product, comprising: a cavity filled with an oxide; a first electrode layer covering the cavity and having a first inclined surface part positioned on a periphery thereof; a piezoelectric layer covering the first electrode layer and having a second inclined surface part overlapping the first inclined surface part; and a second electrode layer covering part of the piezoelectric layer and having a third inclined surface part positioned on a periphery thereof wherein an orthographic projection of the second electrode layer in the vertical direction falls inside the cavity;
S100: depositing a first passivation layer on the second electrode layer, covering the second electrode layer and the piezoelectric layer;
S200: etching the first passivation layer to form a lining pad having a fourth inclined surface part on a periphery of the third inclined surface part and aligned with the second electrode layer;
S300: depositing a second passivation layer, covering the second electrode layer, the lining pad and the piezoelectric layer, and having a first plane part, a fifth inclined surface part surrounding the first plane part and a second plane part extending from the fifth inclined surface part; wherein an orthographic projection of the first plane part in the vertical direction covers the cavity; an orthographic projection of the fifth inclined surface part in the vertical direction falls outside the cavity.
2. The planarization method according to claim 1, wherein the fifth inclined surface part is inclined corresponding to the fourth inclined surface part, and a sixth inclined surface part arranged on the periphery of the second plane part is formed on the second passivation layer and inclined corresponding to the second inclined surface part.
3. The planarization method according to claim 1, further comprising the following process after the S300:
S400: etching entire surface of the second passivation layer; and
S500: releasing the oxide in the cavity.
4. The planarization method according to claim 1, further comprising the following process after the S300:
S500: releasing the oxide in the cavity.
5. The planarization method according to claim 1, wherein the etching of the second passivation layer is dry etching or wet etching.
6. The planarization method according to claim 1, wherein the first passivation layer and the second passivation layer are formed of an aluminum nitride material.
7. The planarization method according to claim 1, wherein the product is a filter.
US17/136,051 2020-04-23 2020-12-29 Planarization method Active 2041-01-26 US11482664B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202010328322.4 2020-04-23
CN202010328322.4A CN111554800B (en) 2020-04-23 2020-04-23 Planarization method

Publications (2)

Publication Number Publication Date
US20210336125A1 US20210336125A1 (en) 2021-10-28
US11482664B2 true US11482664B2 (en) 2022-10-25

Family

ID=72005739

Family Applications (1)

Application Number Title Priority Date Filing Date
US17/136,051 Active 2041-01-26 US11482664B2 (en) 2020-04-23 2020-12-29 Planarization method

Country Status (3)

Country Link
US (1) US11482664B2 (en)
CN (1) CN111554800B (en)
WO (1) WO2021212546A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111554799A (en) * 2020-04-23 2020-08-18 瑞声声学科技(深圳)有限公司 Planarization method

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5581861A (en) * 1993-02-01 1996-12-10 At&T Global Information Solutions Company Method for making a solid-state ink jet print head
US6416934B1 (en) * 1999-12-09 2002-07-09 Oki Electric Industry Co., Ltd. Manufacturing method of a surface acoustic wave device
US20020189062A1 (en) * 2001-06-15 2002-12-19 Asia Pacific Microsystems, Inc. Manufacturing method for a high quality film bulk acoustic wave device
US20030102773A1 (en) * 1996-10-17 2003-06-05 Ylilammi Markku Antero Method for fabricating a thin film bulk acoustic wave resonator (FBAR) on a glass substrate
US20030117041A1 (en) * 2000-03-30 2003-06-26 Kazuaki Kurihara Piezoelectric actuator, method of manufacturing the same, ink-jet head using the same, and ink-jet printer
US20040145430A1 (en) * 2003-01-15 2004-07-29 Epcos Ag Component operating with bulk acoustic waves and a method for producing the component
US20050179508A1 (en) * 2004-02-18 2005-08-18 Susumu Sato Thin film bulk acoustic wave resonator and production method of the same
CN101083456A (en) * 2006-02-24 2007-12-05 英飞凌科技股份公司 Method of manufacturing an acoustic mirror for a piezoelectric resonator and method of manufacturing a piezoelectric resonator
US20110084779A1 (en) * 2009-10-12 2011-04-14 Hao Zhang Bulk acoustic wave resonator and method of fabricating same
US20110298564A1 (en) * 2009-02-20 2011-12-08 Kazuki Iwashita Thin-Film Piezoelectric Resonator and Thin-Film Piezoelectric Filter Using the Same
US8256093B2 (en) * 2006-05-17 2012-09-04 Avago Technologies Wireless Ip (Singapore) Pte. Ltd. Method of manufacturing an acoustic mirror
US20140339959A1 (en) * 2011-10-25 2014-11-20 Samsung Electronics Co., Ltd. Thin film bulk acoustic resonator and method for manufacturing same
US9197185B2 (en) * 2010-04-29 2015-11-24 Avago Technologies General Ip (Singapore) Pte. Ltd. Resonator device including electrodes with buried temperature compensating layers
US20160163954A1 (en) * 2014-12-08 2016-06-09 Samsung Electro-Mechanics Co., Ltd. Acoustic resonator and method of manufacturing the same
CN105680813A (en) * 2016-02-25 2016-06-15 锐迪科微电子（上海）有限公司 Thin-film bulk acoustic resonator and manufacturing method thereof
US20170317660A1 (en) * 2016-04-27 2017-11-02 Samsung Electro-Mechanics Co., Ltd. Bulk acoustic wave resonator and method for manufacturing the same
US20180013397A1 (en) * 2016-07-07 2018-01-11 Samsung Electro-Mechanics Co., Ltd. Bulk acoustic wave filter device and method of manufacturing the same
US10554191B2 (en) * 2016-07-14 2020-02-04 Samsung Electro-Mechanics Co., Ltd. Bulk acoustic wave filter device and method for manufacturing the same

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4617936B2 (en) * 2005-03-14 2011-01-26 ソニー株式会社 Method for manufacturing piezoelectric resonant element and piezoelectric resonant element
JP4688070B2 (en) * 2006-03-31 2011-05-25 宇部興産株式会社 Piezoelectric thin film resonator, piezoelectric thin film device, and manufacturing method thereof
JP2007295280A (en) * 2006-04-25 2007-11-08 Toshiba Corp Electronic element
US8514033B2 (en) * 2007-10-18 2013-08-20 Avago Technologies General Ip (Singapore) Pte. Ltd. BAW structure with reduced topographic steps and related method
CN102339743B (en) * 2010-07-15 2012-12-26 中芯国际集成电路制造(上海)有限公司 Planarization method for polysilicon
JP2013016738A (en) * 2011-07-06 2013-01-24 Ricoh Co Ltd Ferroelectric element, ink jet recording head, and ink jet image forming apparatus
US10284168B2 (en) * 2016-10-27 2019-05-07 Avago Technologies International Sales Pte. Limited Bulk acoustic wave resonator
CN110166014B (en) * 2018-02-11 2020-09-08 诺思(天津)微系统有限责任公司 Bulk acoustic wave resonator and method of making the same
KR20200032362A (en) * 2018-09-18 2020-03-26 삼성전기주식회사 Bulk-acoustic wave resonator and method for manufacturing the same
CN109474255B (en) * 2018-11-14 2021-03-02 开元通信技术（厦门）有限公司 Film bulk acoustic resonator, manufacturing method thereof and filter
CN110061712B (en) * 2018-12-26 2023-10-20 天津大学 Acoustic resonator, filter and electronic device comprising annular protrusion Liang Yan structure
CN110868177B (en) * 2019-04-23 2023-08-15 中国电子科技集团公司第十三研究所 Resonator and filter
CN110868170B (en) * 2019-04-23 2024-02-13 中国电子科技集团公司第十三研究所 an acoustic resonator
CN110868174B (en) * 2019-04-23 2023-08-04 中国电子科技集团公司第十三研究所 Acoustic Resonators and Filters
CN111010137A (en) * 2019-12-23 2020-04-14 河源市众拓光电科技有限公司 A kind of air gap type thin film bulk acoustic wave resonator and preparation method thereof

Patent Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5581861A (en) * 1993-02-01 1996-12-10 At&T Global Information Solutions Company Method for making a solid-state ink jet print head
US20030102773A1 (en) * 1996-10-17 2003-06-05 Ylilammi Markku Antero Method for fabricating a thin film bulk acoustic wave resonator (FBAR) on a glass substrate
US6416934B1 (en) * 1999-12-09 2002-07-09 Oki Electric Industry Co., Ltd. Manufacturing method of a surface acoustic wave device
US20030117041A1 (en) * 2000-03-30 2003-06-26 Kazuaki Kurihara Piezoelectric actuator, method of manufacturing the same, ink-jet head using the same, and ink-jet printer
US20020189062A1 (en) * 2001-06-15 2002-12-19 Asia Pacific Microsystems, Inc. Manufacturing method for a high quality film bulk acoustic wave device
US20040145430A1 (en) * 2003-01-15 2004-07-29 Epcos Ag Component operating with bulk acoustic waves and a method for producing the component
US20050179508A1 (en) * 2004-02-18 2005-08-18 Susumu Sato Thin film bulk acoustic wave resonator and production method of the same
CN101083456A (en) * 2006-02-24 2007-12-05 英飞凌科技股份公司 Method of manufacturing an acoustic mirror for a piezoelectric resonator and method of manufacturing a piezoelectric resonator
US8256093B2 (en) * 2006-05-17 2012-09-04 Avago Technologies Wireless Ip (Singapore) Pte. Ltd. Method of manufacturing an acoustic mirror
US20110298564A1 (en) * 2009-02-20 2011-12-08 Kazuki Iwashita Thin-Film Piezoelectric Resonator and Thin-Film Piezoelectric Filter Using the Same
US20110084779A1 (en) * 2009-10-12 2011-04-14 Hao Zhang Bulk acoustic wave resonator and method of fabricating same
US9197185B2 (en) * 2010-04-29 2015-11-24 Avago Technologies General Ip (Singapore) Pte. Ltd. Resonator device including electrodes with buried temperature compensating layers
US20140339959A1 (en) * 2011-10-25 2014-11-20 Samsung Electronics Co., Ltd. Thin film bulk acoustic resonator and method for manufacturing same
US20160163954A1 (en) * 2014-12-08 2016-06-09 Samsung Electro-Mechanics Co., Ltd. Acoustic resonator and method of manufacturing the same
CN105680813A (en) * 2016-02-25 2016-06-15 锐迪科微电子（上海）有限公司 Thin-film bulk acoustic resonator and manufacturing method thereof
US20170317660A1 (en) * 2016-04-27 2017-11-02 Samsung Electro-Mechanics Co., Ltd. Bulk acoustic wave resonator and method for manufacturing the same
US20180013397A1 (en) * 2016-07-07 2018-01-11 Samsung Electro-Mechanics Co., Ltd. Bulk acoustic wave filter device and method of manufacturing the same
US10554191B2 (en) * 2016-07-14 2020-02-04 Samsung Electro-Mechanics Co., Ltd. Bulk acoustic wave filter device and method for manufacturing the same

Also Published As

Publication number Publication date
US20210336125A1 (en) 2021-10-28
WO2021212546A1 (en) 2021-10-28
CN111554800A (en) 2020-08-18
CN111554800B (en) 2022-07-26

Similar Documents

Publication Publication Date Title
CN107611012B (en) A kind of stress control method and structure of prefabricated back film
US8765578B2 (en) Edge protection of bonded wafers during wafer thinning
CN106981419A (en) The manufacture method of semiconductor devices
US20210336125A1 (en) Planarization method
CN103854967B (en) Planarization method
US12564031B2 (en) Semiconductor device and method for manufacturing same
US20160104623A1 (en) Methods for forming semiconductor device
US20230207303A1 (en) Semiconductor packaging method
US11569791B2 (en) Planarization method
JP2024059561A (en) Apparatus and method for reducing substrate thickness and surface roughness - Patents.com
US20220406890A1 (en) Semiconductor Structure, Method of Forming The Semiconductor Structure, and Semiconductor Device
US7094653B2 (en) Method for forming STI structures with controlled step height
CN103794613B (en) Black-level correction (BLC) structure
CN109817571B (en) Planarization processing method and preparation method of three-dimensional memory
KR100443322B1 (en) Method of manufacturing a semiconductor device
US10128233B2 (en) Semiconductor device and semiconductor device manufacturing method
US20260060049A1 (en) Method of forming semiconductor structure
JPH10326779A (en) Semiconductor substrate flattening method
JP2016207973A (en) Manufacturing method of semiconductor device
TWI919577B (en) Method of forming semiconductor structure
CN114975109B (en) High-step semiconductor device planarization method
CN113924643A (en) Ultrathin integrated chip and manufacturing method thereof
US12532724B2 (en) Preventing electrode discontinuation on microdevice sidewall
US20040023501A1 (en) Method of removing HDP oxide deposition
US7294573B1 (en) Method for controlling poly 1 thickness and uniformity in a memory array fabrication process

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: AAC ACOUSTIC TECHNOLOGIES (SHENZHEN) CO., LTD., CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LOO, LIENG;LAI, KAHKEEN;WU, YILEI;REEL/FRAME:056309/0282

Effective date: 20201229

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4