US11462527B2 - Micro-trenching mold interface in a pop package - Google Patents
Micro-trenching mold interface in a pop package Download PDFInfo
- Publication number
- US11462527B2 US11462527B2 US16/049,696 US201816049696A US11462527B2 US 11462527 B2 US11462527 B2 US 11462527B2 US 201816049696 A US201816049696 A US 201816049696A US 11462527 B2 US11462527 B2 US 11462527B2
- Authority
- US
- United States
- Prior art keywords
- mold
- trench
- package
- interconnects
- die
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 239000000758 substrate Substances 0.000 claims abstract description 73
- 239000000463 material Substances 0.000 claims description 38
- 229910000679 solder Inorganic materials 0.000 claims description 24
- 238000000034 method Methods 0.000 description 18
- 230000004907 flux Effects 0.000 description 16
- 238000004891 communication Methods 0.000 description 15
- 230000008569 process Effects 0.000 description 12
- 239000011345 viscous material Substances 0.000 description 7
- 239000012530 fluid Substances 0.000 description 6
- 238000011176 pooling Methods 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 239000004593 Epoxy Substances 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000005553 drilling Methods 0.000 description 1
- 230000005670 electromagnetic radiation Effects 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 230000037361 pathway Effects 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 230000002265 prevention Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 239000011364 vaporized material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4803—Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
- H01L21/481—Insulating layers on insulating parts, with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3135—Double encapsulation or coating and encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3185—Partial encapsulation or coating the coating covering also the sidewalls of the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/5442—Marks applied to semiconductor devices or parts comprising non digital, non alphanumeric information, e.g. symbols
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
- H01L2223/54486—Located on package parts, e.g. encapsulation, leads, package substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1023—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/107—Indirect electrical connections, e.g. via an interposer, a flexible substrate, using TAB
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1076—Shape of the containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
- H01L2924/1533—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
- H01L2924/15331—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
Definitions
- Embodiments of the disclosure are in the field of electronics packaging and, in particular, to package-on-package (PoP) systems with micro-trenches in the mold layer.
- PoP package-on-package
- Package-on-package systems include a first package substrate with a mold layer over the first package substrate.
- Through-mold interconnects may be formed through the mold layer to provide an electrical connection to a second package substrate positioned over the mold layer.
- fiducials are formed on the first package substrate.
- the fiducials do not appear as uniform marks during alignment.
- flux material deposited on the through-mold interconnects and the fiducials pools around and over the isolated fiducials. As such, the fiducials are not uniformly detectable during alignment processes.
- FIG. 1A is a plan view illustration of a package with fiducials fluidically coupled to through-mold interconnects by trenches into the mold layer, in accordance with an embodiment.
- FIG. 1B is a cross-sectional illustration of the package in FIG. 1A along line B-B′, in accordance with an embodiment.
- FIG. 1C is a plan view illustration of a fiducial fluidically coupled to a through-mold interconnect with a trench, in accordance with an embodiment.
- FIG. 1D is a plan view illustration of a fiducial fluidically coupled to a through-mold interconnect with a trench, in accordance with an additional embodiment.
- FIG. 1E is a plan view illustration of a fiducial fluidically coupled to a plurality of through-mold interconnects with a trench, in accordance with an embodiment.
- FIG. 2A is a plan view illustration of a package with a plurality of trenches in the mold layer for improved fluid flow, in accordance with an embodiment.
- FIG. 2B is a cross-sectional illustration of the package in FIG. 2A along line B-B′, in accordance with an embodiment.
- FIG. 3A is a plan view illustration of a package with a plurality of trenches in the mold layer that serve as reservoirs for excess material, in accordance with an embodiment.
- FIG. 3B is a cross-sectional illustration of the package in FIG. 3A along line B-B′, in accordance with an embodiment.
- FIG. 4 is a cross-sectional illustration of a trench in the mold layer formed between packages, in accordance with an embodiment.
- FIG. 5A is a cross-sectional illustration of a package substrate with through-mold interconnects, in accordance with an embodiment.
- FIG. 5B is a cross-sectional illustration after a die is attached to the package substrate, in accordance with an embodiment.
- FIG. 5C is a cross-sectional illustration after a mold layer is formed over the through-mold interconnects, in accordance with an embodiment.
- FIG. 5D is a cross-sectional illustration after trenches are formed into the mold layer, in accordance with an embodiment.
- FIG. 5E is a cross-sectional illustration after a flux material is deposited over the through-mold interconnects, in accordance with an embodiment.
- FIG. 5F is a cross-sectional illustration after an interposer is attached to the through-mold interconnects, in accordance with an embodiment.
- FIG. 5G is a cross-sectional illustration after a capillary underfill material is deposited between the interposer and the mold layer, in accordance with an embodiment.
- FIG. 5H is a cross-sectional illustration after solder balls are attached to the package substrate, in accordance with an embodiment.
- FIG. 6 is a schematic of a computing device built in accordance with an embodiment.
- Embodiments described herein comprise package-on-package (PoP) systems with trenches in the mold layer and methods of forming such PoP systems.
- PoP package-on-package
- numerous specific details are set forth, such as specific integration and material regimes, in order to provide a thorough understanding of embodiments of the present disclosure. It will be apparent to one skilled in the art that embodiments of the present disclosure may be practiced without these specific details. In other instances, well-known features, such as integrated circuit design layouts, are not described in detail in order to not unnecessarily obscure embodiments of the present disclosure.
- the various embodiments shown in the Figures are illustrative representations and are not necessarily drawn to scale.
- embodiments utilize trenches in the mold layer to provide improved flow characteristics of other materials deposited over the mold layer.
- the flow behavior of viscous material such as capillary underfill (CUF) materials can be modulated by the presence of trenches in the mold layer.
- trenches in the mold layer may also be used as a reservoir for excess material. Accordingly, the use of fluid flow modulating trenches allows for the reduction of gaps or voids between the mold layer and an interposer attached over the mold layer.
- the electronics package 100 may comprise a package substrate 105 and a mold layer 110 over the package substrate 105 .
- the package substrate 105 may comprise alternating layers of conductive traces (not shown) and build-up material, as is known in the art.
- conductive traces and vias in the package substrate 105 may electrically couple a top surface of the package substrate 105 to solder balls 107 on a bottom surface of the package substrate 105 .
- a die 120 may be attached to the package substrate 105 .
- the die 120 may be attached to the package substrate 105 with any suitable interconnect, such as a first level interconnect (FLI).
- FLI first level interconnect
- the die 120 may be attached to the package substrate 105 with solder balls (not shown) with or without underfill (not shown).
- a plurality of through-mold interconnects 115 may be formed through the mold layer 110 .
- the plurality of through-mold interconnects 115 may surround a perimeter of the die 120 .
- the through-mold interconnects 115 are shown as solder bumps. However, embodiments are not limited to such configurations, and the through-mold interconnects 115 may comprise any suitable interconnect architecture, such as copper pillars, copper core solder bumps, any combination of interconnect architectures, or the like.
- an interposer 140 may be attached to the through-mold interconnects 115 with solder bumps 135 .
- the interposer 140 may comprise alternating layers of conductive traces (not shown) and build-up layers, as is known in the art.
- pads 146 may be formed on a top surface of the interposer 140 .
- the pads 146 may be suitable for attaching an additional package (not shown) (e.g., a package that comprises one or more additional dies) or for directly attaching additional dies (not shown).
- the additional dies may comprise memory dies (e.g., dynamic random access memory (DRAM) dies or the like).
- a capillary underfill (CUF) material 142 may be formed between the interposer 140 and the mold layer 110
- one or more fiducials 125 may be formed on the package substrate 105 .
- the fiducials may be alignment marks used during the attachment of the interposer 140 or for any other alignment purpose.
- the fiducials 125 may be solder bumps.
- the fiducials 125 may be a different size solder bump than the through-mold interconnects 115 .
- embodiments are not limited to such configurations, and the fiducials 125 may be the same size as the solder bumps of the through-mold interconnects 115 .
- the mold layer 110 may comprise a plurality of mold openings 150 .
- the mold openings 150 are omitted from FIG. 1A in order to not obscure embodiments described herein.
- the mold openings 150 may be formed around the through-mold interconnects 115 and allow for the solder bumps 135 to connect to the through-mold interconnects 115 .
- the mold openings 150 are shown as discrete openings around each through-mold interconnect 115 .
- the mold openings 150 may merge together depending on the spacing between the through-mold interconnects 115 and the size of the mold openings 150 .
- the mold openings 150 may be formed at least partially into the mold layer 150 . That is, the mold openings 150 may extend entirely through the mold layer 110 in some embodiments.
- each of the fiducials 125 may be fluidically coupled to one or more of the mold openings 150 with trenches 130 .
- the trenches 130 may be formed into the mold layer 110 .
- the trenches 130 may be formed partially into the mold layer 110 , or the trenches may pass entirely through the mold layer 110 .
- the trenches 130 allow for excess viscous material, such as flux, to flow away from the fiducials 125 in order to prevent pooling of material. That is, embodiments with trenches 130 that fluidically couple the fiducial to a mold opening 150 prevent excess material from being formed over and around the fiducial 125 . Accordingly, embodiments allow for uniform and easily recognizable fiducials 125 that may be used by alignment tools for various processing operations.
- the trenches 130 may be formed with any suitable process.
- the trenches 130 may be formed with the same tool used to form the mold openings 150 .
- the trenches 130 may be formed with a laser.
- the sidewalls of the trenches 130 may be non-vertical. As shown in FIG. 1B , the trench 130 has a tapered sidewall. That is, the top of the trench 130 may be wider than a bottom surface of the trench 130 .
- each of the fiducials 125 are shown as being fluidically coupled to two through-mold interconnects 115 by two trenches 130 .
- FIGS. 1C-1E provide zoomed in plan view illustrations of alternative configurations.
- FIG. 1C a plan view illustration of a fiducial 125 that is fluidically coupled to a single neighboring through-mold interconnect 115 is shown, in accordance with an embodiment.
- the through-mold interconnect 115 may be surrounded by a mold opening 150 and the fiducial 125 may be surrounded by a mold opening 126 .
- the mold opening 126 may be fluidically coupled to mold opening 150 by trench 130 . That is, trench 130 may intersect the mold opening 150 around the through-mold interconnect 115 and the mold opening 126 around the fiducial 125 .
- FIG. 1D a plan view illustration of a fiducial 125 that is fluidically coupled to a single neighboring through-mold interconnect 115 is shown, in accordance with an additional embodiment.
- the trench 130 may fluidically couple the fiducial 125 to a through-mold interconnect 115 that is not the nearest neighbor. Accordingly, it is to be appreciated that embodiments include trenches 130 that fluidically couple the fiducial 125 to any other location.
- FIG. 1E a plan view illustration of a fiducial 125 that is fluidically coupled to a mold opening 150 around a plurality of through-mold interconnects 115 is shown, in accordance with an embodiment.
- mold openings 150 may surround a plurality of through-mold interconnects 115 to create a larger reservoir.
- the trench 130 may couple an opening 126 around the fiducial to a larger mold opening 150 in order to provide enhanced prevention of material pooling around the fiducial 125 .
- trenches 130 into the mold layer 110 may be used to modulate the flow characteristics of other viscous materials (e.g., CUF materials) in order to minimize voids between the interposer 140 and the mold layer 110 .
- Additional embodiments may also include trenches 130 that are used to form reservoirs for excess CUF material. Examples of trenches 130 used for such applications are shown and described with respect to FIGS. 2A-4 .
- FIGS. 2A and 2B a plan view illustration of a package with flow modulating trenches and a cross-sectional illustration along line B-B′ are shown, respectively, in accordance with an embodiment.
- the package 200 illustrated in FIGS. 2A and 2B may be substantially similar to the package 100 described above with respect to FIGS. 1A and 1B , with the exception that the trenches 230 are not limited to fluidically coupling a fiducial to a through-mold interconnect 215 . Instead, a plurality of trenches 230 may extend from edges of the mold layer 210 towards the center of the mold layer 210 .
- the trenches 230 provide improved fluid flow of materials 242 (e.g., CUF materials) between the interposer 240 and the mold layer 210 .
- the trenches 230 increase a distance D between the interposer 240 and the mold layer 210 (compared to regions where there is no trench 230 ) to provide enhanced fluid flow.
- the use of such trenches 230 allow for the CUF 242 to proceed towards the center of the package 200 with less resistance.
- embodiments allow for an improved fill that limits or eliminates the presence of voids between the interposer 240 and the mold layer 210 .
- the trenches 230 may extend from the edge of the mold layer 210 to a surface of the die 220 .
- the trenches 230 do not need to intersect with an edge of the die 220 , and they may be any desired length.
- each of the trenches 230 are shown as having the same length, embodiments are not limited to such configurations.
- the trenches 230 may have different lengths.
- each of the trenches 230 are shown as extending in substantially parallel directions with respect to each other, embodiments are not limited to such configurations.
- the trenches 230 may extend in non-parallel directions with respect to each other.
- each of the trenches 230 does not need to maintain a substantially linear path.
- the trenches 230 may extending along non-linear paths in order to modulate fluid flow in any desired direction.
- one or more of the trenches 230 may include branches and/or intersect with other trenches 230 .
- the trenches 230 may have a non-uniform depth. For example, the distance D between the interposer and the bottom of the trench 230 may not be uniform between all trenches 230 and/or along the length of a single trench 230 .
- the package 300 may comprise one or more trenches 330 that provide areas where excess viscous material 342 (e.g., CUF material) may pool.
- excess viscous material 342 e.g., CUF material
- a first trench 330 1 is formed between the die 320 and a column of through-mold interconnects 315 and a second trench 330 2 is formed between a column of through-mold interconnects 315 and an edge of the mold layer 310 .
- trenches 330 may be formed in any location depending on the needs of the device. While not illustrated as intersecting any of the through-mold interconnects 315 , it is to be appreciated that the trenches 330 may also intersect one or more of the through-mold interconnects 315 .
- the package 400 may comprise a first die 420 1 , a second die 420 2 , a first interposer 440 1 and a second interposer 440 2 .
- the first die 420 1 and the second die 420 2 may be attached to a single package substrate 405 .
- a trench 430 may be formed in the mold layer 410 along a dicing line 470 between packages (e.g., at the panel level, quarter-panel level, or the like).
- the trench 430 may function as reservoir for material 442 (e.g., CUF).
- the trench 430 may be removed during the dicing process used to singulate the packages.
- a portion of the trench 430 (e.g., a non-vertical sidewall) of the trench may remain along an edge of the singulated package 400 .
- the dicing process may completely remove the trench 430 .
- FIGS. 5A-5H a series of cross-sectional illustrations that show a process for forming a package is shown, in accordance with an embodiment.
- the package formed in the illustrated embodiment may be substantially similar to the package illustrated in FIGS. 1A and 1B .
- packages substantially similar to other embodiments disclosed herein may also be formed using similar process flows, as those skilled in the art will recognize.
- the package substrate 505 may be any suitable package substrate, such as a package that comprises layers of conductive traces and build-up material.
- the package substrate 505 is a coreless package substrate. In other embodiments, the package substrate 505 may be a cored package substrate.
- a plurality of through-mold interconnects 515 are placed on the package substrate 505 . While not shown, it is to be appreciated that the through-mold interconnects 515 may be placed over conductive pads that are electrically coupled to traces, vias, etc. in the package substrate 505 . In the illustrated embodiment, the through-mold interconnects 515 are shown as being solder balls. However, embodiments are not limited to such configurations, and the through-mold interconnects 515 may comprise conductive pillars, copper core solder balls, combinations of other interconnect architectures, or the like.
- one or more fiducial 525 may also be placed on the package substrate 505 .
- the fiducials 525 may not be electrically coupled to circuitry of the package substrate 505 . That is, in some embodiments, the fiducials 525 may be features that are placed for the sole purpose of providing an alignment mark. However, in other embodiments, the fiducials 525 may also serve as a functioning part of the circuitry of the package. In the illustrated embodiment, the fiducials 525 are shown as being solder bumps. However, it is to be appreciated that the fiducials 525 may be any structure attached to the package substrate 505 . In an embodiment, the fiducials 525 may be a different size than the through-mold interconnects 515 . In an embodiment, the fiducials 525 may be substantially the same size as the through-mold interconnects 515 .
- the die 520 may be attached to the package substrate 505 with any interconnect architecture (not shown).
- the die 520 may be attached to the package substrate 505 with solder balls, wire bonding, or any other interconnect architecture.
- the interconnects may be surrounded by an underfill material (not shown), as is known in the art.
- the mold layer 510 may be any suitable mold material, such as a polymer, an epoxy, or the like.
- the mold layer 510 may be disposed over the surface of the die 520 and polished back to expose a backside surface of the die 520 .
- the through-mold interconnects 515 and the fiducials 525 may be covered by the mold layer 510 .
- the mold layer 510 may be patterned with any suitable process.
- the mold layer 510 may be patterned with a laser or the like.
- the use of a laser may be detected by the profile of the openings.
- the sidewalls may have a tapered profile that is characteristic of laser drilling.
- the mold layer 510 may be patterned to form openings 550 around the through-mold interconnects 515 .
- the openings 550 may provide access for subsequent solder connections (as will be described in detail below).
- patterning the mold layer 510 may also comprise forming one or more trenches 530 into the mold layer 510 .
- the trenches 530 may be formed into the mold layer 510 .
- the trenches 530 may extend partially into the mold layer 510 , or they may pass entirely through the mold layer 510 .
- trenches 530 may fluidically couple the fiducials 525 to openings 550 . Fluidically coupling the fiducials 525 to the openings 550 allows for excess viscous material to flow away from the fiducials 525 . Since material is not able to pool around the fiducials 525 alignments tools are able detect and utilize the fiducials more easily.
- trenches 530 may also be used for other purposes, such as described above in accordance with various embodiments. Trenches 530 (e.g., for fluid flow modulation, for reservoirs, or the like) may also be formed into the mold layer at this point in the process flow in accordance with additional embodiments.
- the flux 551 may comprise any material suitable for improving the soldering of a subsequent material to the through-mold interconnects (e.g., with a reflow process).
- the presence of the trenches 530 allow for the flux 551 (or any other viscous material) to flow away from the fiducials 525 . Instead of pooling over the fiducials 525 , only a thin layer of flux remains over the fiducials 525 . As such, subsequent alignment processes may be made with respect to the fiducials 525 .
- FIG. 5F a cross-sectional illustration after an interposer 540 is attached to the through-mold interconnects 515 is shown, in accordance with an embodiment.
- the interposer 540 may be attached to the through-mold interconnects 515 by solder bumps 535 that are reflown to securely attach to the through-mold interconnects 515 .
- the flux 551 may be removed.
- the presence of trenches 530 may also provide pathways for vaporized flux and other vaporized materials to vent from the interior of the package.
- the underfill material 542 may be flown with a capillary underfill process.
- the presence of trenches 530 may serve to modulate the flow of the underfill material 542 and/or provide reservoirs where excess underfill material 542 may pool, as described above.
- the package may be mounted to a board (e.g., a printed circuit board (PCB) or the like) with the bumps 507 .
- a board e.g., a printed circuit board (PCB) or the like
- one or more additional dies may be attached to the interposer 540 on the conductive pads 546 .
- the additional dies may be memory dies (e.g., DRAM dies) that are communicatively coupled to the first die 520 on the package substrate 505 by the through-mold interconnects 515 and the solder balls 535 .
- the first die 520 may be a processor or the like. Additionally, while a single die 520 is shown on the package substrate 505 , it is to be appreciated that any number of dies 520 , silicon bridges, or the like may be coupled to the package substrate 505 .
- Embodiments may also include trenches formed in the mold layer for use in flowing other materials. For example, adhesives for attaching additional substrates, interposers, dies, etc. may be delivered to desired locations by flowing along a trench. Additionally, the trenches may also be used for patterning conductive features (e.g., a redistribution layer) into the mold layer. For example, conductive materials may be deposited into the trenches to form traces that redistribute a bump-pattern or the like.
- conductive features e.g., a redistribution layer
- FIG. 6 illustrates a computing device 600 in accordance with one implementation of the invention.
- the computing device 600 houses a board 602 .
- the board 602 may include a number of components, including but not limited to a processor 604 and at least one communication chip 606 .
- the processor 604 is physically and electrically coupled to the board 602 .
- the at least one communication chip 606 is also physically and electrically coupled to the board 602 .
- the communication chip 606 is part of the processor 604 .
- volatile memory e.g., DRAM
- non-volatile memory e.g., ROM
- flash memory e.g., a graphics processor, a digital signal processor, a crypto processor, a chipset, an antenna, a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec, a power amplifier, a global positioning system (GPS) device, a compass, an accelerometer, a gyroscope, a speaker, a camera, and a mass storage device (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth).
- volatile memory e.g., DRAM
- non-volatile memory e.g., ROM
- flash memory e.g., a graphics processor, a digital signal processor, a crypto processor, a chipset, an antenna, a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec,
- the communication chip 606 enables wireless communications for the transfer of data to and from the computing device 600 .
- the term “wireless” and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non-solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not.
- the communication chip 606 may implement any of a number of wireless standards or protocols, including but not limited to Wi-Fi (IEEE 802.11 family), WiMAX (IEEE 802.16 family), IEEE 802.20, long term evolution (LTE), Ev-DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond.
- the computing device 600 may include a plurality of communication chips 606 .
- a first communication chip 606 may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and a second communication chip 606 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and others.
- the processor 604 of the computing device 600 includes an integrated circuit die packaged within the processor 604 .
- the integrated circuit die of the processor may be communicatively coupled to an organic electronics package that comprises a mold layer over the package, where there is one or more trenches formed into, but not through, the mold layer, in accordance with embodiments described herein.
- the term “processor” may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory.
- the communication chip 606 also includes an integrated circuit die packaged within the communication chip 606 .
- the integrated circuit die of the communication chip may be communicatively coupled to an organic electronics package that comprises a mold layer over the package, where there is one or more trenches formed into, but not through, the mold layer, in accordance with embodiments described herein.
- Example 1 an electronics package, comprising: a package substrate; a die on the package substrate; a mold layer over the package substrate; through-mold interconnects through the mold layer; and a trench into the mold layer, wherein the trench extends at least partially into the mold layer.
- Example 2 the electronics package of Example 1, further comprising: a fiducial on the package substrate.
- Example 3 the electronics package of Example 1 or Example 2, wherein the trench extends from the fiducial to one of the through-mold interconnects.
- Example 4 the electronics package of Examples 1-3, further comprising a second trench that extends from the fiducial to a second one of the through-mold interconnects.
- Example 5 the electronics package of Examples 1-4, wherein the trench extends from an edge of the mold layer towards the die.
- Example 6 the electronics package of Examples 1-5, wherein the trench extends from the edge of the mold layer past a plurality of rows of through-mold interconnects.
- Example 7 the electronics package of Examples 1-6, wherein the trench is positioned between the die and a plurality of through-mold interconnects.
- Example 8 the electronics package of Examples 1-7, further comprising a second trench positioned between the through-mold interconnects and an edge of the electronics package.
- Example 9 the electronics package of Examples 1-8, wherein the trench has non-vertical sidewalls.
- Example 10 the electronics package of Examples 1-9, wherein the trench intersects with a through-mold interconnect opening.
- Example 11 the electronics package of Examples 1-10, further comprising: an interposer over the mold layer, wherein the interposer is electrically coupled to the through-mold interconnects with solder bumps.
- Example 12 the electronics package of Examples 1-11, further comprising: an underfill material between the mold layer and the interposer.
- Example 13 the electronics package of Examples 1-12, wherein the fiducial comprises a solder ball, and wherein the solder ball is electrically isolated from the interposer and the die.
- Example 14 the electronics package of Examples 1-13, wherein memory dies are electrically coupled to the interposer, and wherein the die is a processor.
- Example 15 an electronics package, comprising: a package substrate; a die attached to the package substrate; a mold layer over the package substrate; a plurality of through-mold interconnects through the mold layer and attached to the package substrate, wherein the through-mold interconnects are formed around a perimeter of the die, and wherein each of the through-mold interconnects are surrounded by a mold opening that at least partially extends through the mold layer; a fiducial between the die and the through-mold interconnects; and a trench that at least partially extends through the mold layer, wherein the trench extends from the fiducial towards one of the through-mold interconnects, and wherein the trench intersects the mold opening surrounding the through-mold interconnect.
- Example 16 the electronics package of Example 15, further comprising: an interposer over the mold layer, wherein the interposer is electrically coupled to the package substrate by the through-mold interconnects; and an underfill material between the interposer and the mold layer, wherein the underfill material fills the trench.
- Example 17 the electronics package of Example 15 or Example 16, further comprising: a second trench.
- Example 18 the electronics package of Examples 15-17, wherein the second trench is between the edge of the die and an innermost row of through-mold interconnects.
- Example 19 the electronics package of Examples 15-18, wherein the second trench is between an outermost row of through-mold interconnects and an edge of the package substrate.
- Example 20 the electronics package of Examples 15-19, further comprising: a second trench, wherein the second trench intersects the edge of the die.
- Example 21 the electronics package of Examples 15-20, wherein a second die is attached to the interposer.
- Example 22 the electronics package of Examples 15-21, wherein the second die is a memory die, and wherein the first die is a processor.
- Example 23 a method of forming an electronics package, comprising: forming through-mold interconnects on a package substrate; forming a plurality of fiducials on the package substrate; attaching a die to the package substrate, wherein the through-mold interconnects surround the die; forming a mold layer over the plurality of fiducials, the through-mold interconnects, and the die; forming mold openings to expose the through-mold interconnects and the fiducials; and forming trenches between the fiducials and the through-mold interconnects.
- Example 24 the method of Example 23, wherein the trenches are formed with a laser.
- Example 25 the method of Example 23 or Example 24, further comprising: depositing a flux over the through-mold interconnects and the fiducials, wherein the flux flows into the trenches.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
Description
Claims (25)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/049,696 US11462527B2 (en) | 2018-07-30 | 2018-07-30 | Micro-trenching mold interface in a pop package |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/049,696 US11462527B2 (en) | 2018-07-30 | 2018-07-30 | Micro-trenching mold interface in a pop package |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200035658A1 US20200035658A1 (en) | 2020-01-30 |
US11462527B2 true US11462527B2 (en) | 2022-10-04 |
Family
ID=69178260
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/049,696 Active 2041-01-23 US11462527B2 (en) | 2018-07-30 | 2018-07-30 | Micro-trenching mold interface in a pop package |
Country Status (1)
Country | Link |
---|---|
US (1) | US11462527B2 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11037891B2 (en) * | 2018-09-21 | 2021-06-15 | Advanced Semiconductor Engineering, Inc. | Device package |
KR20220009218A (en) * | 2020-07-15 | 2022-01-24 | 삼성전자주식회사 | Semiconductor package-and-package on package having the same |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7977163B1 (en) * | 2005-12-08 | 2011-07-12 | Amkor Technology, Inc. | Embedded electronic component package fabrication method |
US8378476B2 (en) * | 2010-03-25 | 2013-02-19 | Stats Chippac Ltd. | Integrated circuit packaging system with stacking option and method of manufacture thereof |
US8669140B1 (en) * | 2013-04-04 | 2014-03-11 | Freescale Semiconductor, Inc. | Method of forming stacked die package using redistributed chip packaging |
US8829686B2 (en) * | 2012-01-20 | 2014-09-09 | Samsung Electronics Co., Ltd. | Package-on-package assembly including adhesive containment element |
US20150101502A1 (en) * | 2010-10-29 | 2015-04-16 | Palo Alto Research Center Incorporated | Variable data lithography system for applying multi-component images and systems therefor |
US9029998B2 (en) * | 2013-05-16 | 2015-05-12 | Samsung Electronics Co., Ltd. | Semiconductor package device |
US20160247790A1 (en) * | 2013-06-19 | 2016-08-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Alignment in the Packaging of Integrated Circuits |
-
2018
- 2018-07-30 US US16/049,696 patent/US11462527B2/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7977163B1 (en) * | 2005-12-08 | 2011-07-12 | Amkor Technology, Inc. | Embedded electronic component package fabrication method |
US8378476B2 (en) * | 2010-03-25 | 2013-02-19 | Stats Chippac Ltd. | Integrated circuit packaging system with stacking option and method of manufacture thereof |
US20150101502A1 (en) * | 2010-10-29 | 2015-04-16 | Palo Alto Research Center Incorporated | Variable data lithography system for applying multi-component images and systems therefor |
US8829686B2 (en) * | 2012-01-20 | 2014-09-09 | Samsung Electronics Co., Ltd. | Package-on-package assembly including adhesive containment element |
US8669140B1 (en) * | 2013-04-04 | 2014-03-11 | Freescale Semiconductor, Inc. | Method of forming stacked die package using redistributed chip packaging |
US9029998B2 (en) * | 2013-05-16 | 2015-05-12 | Samsung Electronics Co., Ltd. | Semiconductor package device |
US20160247790A1 (en) * | 2013-06-19 | 2016-08-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Alignment in the Packaging of Integrated Circuits |
Also Published As
Publication number | Publication date |
---|---|
US20200035658A1 (en) | 2020-01-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10741419B2 (en) | Low cost package warpage solution | |
EP3751607A1 (en) | Heterogeneous nested interposer package for ic chips | |
EP3111475B1 (en) | Embedded multi-device bridge with through-bridge conductive via signal connection | |
US8586465B2 (en) | Through silicon via dies and packages | |
TWI720064B (en) | Eplb/ewlb based pop for hbm or customized package stack | |
US20210305132A1 (en) | Open cavity bridge co-planar placement architectures and processes | |
US11581287B2 (en) | Chip scale thin 3D die stacked package | |
TW201546974A (en) | Microelectronic package having a passive microelectronic device disposed within a package body | |
CN112185945A (en) | Nested interposer package for IC chip | |
US11462527B2 (en) | Micro-trenching mold interface in a pop package | |
KR20210119271A (en) | Open cavity bridge power delivery architectures and processes | |
US20240178119A1 (en) | Rbtv improvement for glass core architectures | |
JP2015216219A (en) | Semiconductor device | |
US20210408339A1 (en) | Photonic package laser area macro-void pressure relief micro-channels | |
CN115810600A (en) | Fine bump pitch die-to-die tiling including an inverted glass interposer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SINGH, KUMAR ABHISHEK;LI, ZHAOZHI;DEBONIS, THOMAS J.;AND OTHERS;SIGNING DATES FROM 20180725 TO 20180730;REEL/FRAME:048417/0906 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |