US11049817B2 - Semiconductor device with integral EMI shield - Google Patents
Semiconductor device with integral EMI shield Download PDFInfo
- Publication number
- US11049817B2 US11049817B2 US16/283,853 US201916283853A US11049817B2 US 11049817 B2 US11049817 B2 US 11049817B2 US 201916283853 A US201916283853 A US 201916283853A US 11049817 B2 US11049817 B2 US 11049817B2
- Authority
- US
- United States
- Prior art keywords
- die
- leads
- lead
- semiconductor device
- mold body
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H01L23/552—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/421—Shapes or dispositions
- H10W70/424—Cross-sectional shapes
- H10W70/427—Bent parts
- H10W70/429—Bent parts being the outer leads
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/411—Chip-supporting parts, e.g. die pads
- H10W70/415—Leadframe inner leads serving as die pads
-
- H01L23/06—
-
- H01L23/29—
-
- H01L23/3107—
-
- H01L23/49—
-
- H01L23/49503—
-
- H01L23/4952—
-
- H01L23/49575—
-
- H01L23/528—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
- H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
- H10W20/43—Layouts of interconnections
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W42/00—Arrangements for protection of devices
- H10W42/20—Arrangements for protection of devices protecting against electromagnetic or particle radiation, e.g. light, X-rays, gamma-rays or electrons
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/01—Manufacture or treatment
- H10W70/04—Manufacture or treatment of leadframes
- H10W70/041—Connecting or disconnecting interconnections to or from leadframes, e.g. connecting bond wires or bumps
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/411—Chip-supporting parts, e.g. die pads
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/421—Shapes or dispositions
- H10W70/424—Cross-sectional shapes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/464—Additional interconnections in combination with leadframes
- H10W70/465—Bumps or wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
- H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/40—Encapsulations, e.g. protective coatings characterised by their materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W76/00—Containers; Fillings or auxiliary members therefor; Seals
- H10W76/10—Containers or parts thereof
- H10W76/17—Containers or parts thereof characterised by their materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/811—Multiple chips on leadframes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
- H10W72/07551—Connecting or disconnecting of bond wires characterised by changes in properties of the bond wires during the connecting
- H10W72/07554—Connecting or disconnecting of bond wires characterised by changes in properties of the bond wires during the connecting changes in dispositions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/30—Die-attach connectors
- H10W72/351—Materials of die-attach connectors
- H10W72/353—Materials of die-attach connectors not comprising solid metals or solid metalloids, e.g. ceramics
- H10W72/354—Materials of die-attach connectors not comprising solid metals or solid metalloids, e.g. ceramics comprising polymers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/541—Dispositions of bond wires
- H10W72/5445—Dispositions of bond wires being orthogonal to a side surface of the chip, e.g. parallel arrangements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/541—Dispositions of bond wires
- H10W72/5449—Dispositions of bond wires not being orthogonal to a side surface of the chip, e.g. fan-out arrangements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/541—Dispositions of bond wires
- H10W72/547—Dispositions of multiple bond wires
- H10W72/5473—Dispositions of multiple bond wires multiple bond wires connected to a common bond pad
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/551—Materials of bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/884—Die-attach connectors and bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/01—Manufacture or treatment
- H10W74/016—Manufacture or treatment using moulds
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/736—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/752—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between stacked chips
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink
Definitions
- the present invention relates generally to semiconductor devices and semiconductor device packaging and, more particularly, to semiconductor device packages with Electro-Magnetic Interference (EMI) shielding.
- EMI Electro-Magnetic Interference
- FIG. 1 is a perspective view of a convention sensor device
- FIG. 2A is a side view of a semiconductor device in accordance with an embodiment of the present invention.
- FIG. 2B is an enlarged perspective view of a portion of the semiconductor device of FIG. 2A ;
- FIG. 2C is a cross-sectional side view of a portion of the semiconductor device of FIG. 2A ;
- FIG. 3 is an enlarged perspective view of the semiconductor device of FIG. 2A during assembly.
- FIG. 4 is an enlarged perspective view of a portion of a semiconductor device according to another embodiment of the present invention.
- the present invention provides a semiconductor device including a lead frame having a die pad, a plurality of leads that surround the die pad, and a shielding lead.
- a first integrated circuit (IC) die is attached to a surface of the die pad and electrically connected to a first set of leads of the plurality of leads.
- An encapsulation material covers and forms a mold body over the lead frame and the first IC die. Outer ends of the plurality of leads project from the sides of the mold body to allow electrical signals to be transmitted to and from the first IC die.
- the shielding lead projects from a central location of one side of the mold body and is bent up a surface of said one side and at least partially over a top surface of the mold body. The shielding lead inhibits electromagnetic interference.
- the present invention is a shielded semiconductor device, including a lead frame having a die pad, a plurality of leads that surround the die pad, and a shielding lead.
- a first IC die is attached to a surface of the die pad and electrically connected to a first set of leads of the plurality of leads.
- a second IC die is attached to a top surface of the first IC die and electrically connected to at least one of the first die and a second set of the plurality of leads.
- a first set of bond wires electrically connect the first IC die to the first set of leads, and a second set of bond wires electrically connect the second IC die to the first IC die, the second set of leads, and the shielding lead.
- An encapsulation material covers and forms a mold body over the lead frame and the first IC die. Outer ends of the plurality of leads project from the sides of the mold body to allow electrical signals to be transmitted to and from the first IC die.
- the shielding lead projects from a central location of one side of the mold body and is bent up a surface of said one side and at least partially over a top surface of the mold body. The shielding lead inhibits electromagnetic interference.
- the present invention provides a method of assembling a semiconductor device, including providing a lead frame having a die pad, a plurality of leads that surround the die pad, and a shielding lead, attaching a first IC die to the die pad, electrically connecting the first IC die to inner lead ends of a first set of the plurality of leads, electrically connecting the shielding lead to ground, and forming a mold body around the first IC die, the electrical connections and the lead frame with a molding compound, where distal ends of the plurality of leads project outwardly from the mold body and a distal end of the shielding lead projects outwardly from a central location of a side surface of the mold body.
- the distal end of the shielding lead is bent up the side surface of the mold body and over a top surface of the mold body.
- the semiconductor device 10 has a mold body 12 and first and second sets of pins 14 and 16 that project outward from the sides thereof.
- the first set of pins 14 are signal pins (e.g., bus in and bus out), while the second set of pins 16 are used for testing the internal circuitry and include pins for signals such as test clocks, test data in and out, power and ground.
- the conventional device 10 may be covered with a separate metal shield to prevent EMI.
- FIG. 2A is a side view of a semiconductor device 20 in accordance with an embodiment of the present invention.
- the device 20 comprises a mold body 22 , which is formed over one or more dies and a lead frame.
- the lead frame which will be described in more detail in conjunction with FIG. 3 , includes a die pad and a plurality of leads or lead fingers that surround the die pad.
- the plurality of leads includes first and second sets of leads 24 and 26 that project outwardly from the sides of the mold body 22 .
- the first set of leads 24 extend from a front side 25 (left side in FIG. 2A ), while the second set of leads 24 extend from one or more of the other sides of the mold body 22 .
- the first set of leads 24 comprise functional leads used for operation of the device 20
- the second set of leads 26 comprise test leads and are used for testing the device and its internal circuitry.
- the functional leads 24 are much longer than the test leads 26 , but this is not a requirement of the invention. It also is not a requirement of the invention that the signal leads project from only one side of the body 22 , while the test leads project from the other three lateral sides.
- shielding lead 28 that projects outwardly from a central location of one side of the mold body 22 .
- the shielding lead 28 projects from the back side 27 (right side in FIG. 2A ) of the mold body 22 .
- the shielding lead 28 is bent up a surface of the back side 27 and at least partially over a top surface 29 of the mold body 22 . Prior to bending, the shielding lead 28 projects straight out of the back side 27 , as shown in dashed lines.
- the shielding lead 28 may be attached to the back and top surfaces 27 and 29 of the mold body 22 with an adhesive, such as an epoxy or a double-sided tape. As will be discussed in more detail below, the shielding lead 28 provides EMI shielding.
- FIG. 2B is an enlarged perspective view of a portion of the semiconductor device 20 of FIG. 2A .
- FIG. 2B shows the shielding lead 28 projecting from the back side 27 of the device 20 , and extending up the back side 27 and over the top surface 29 . It also can be seen that there are test pins 26 that extend from the back side 27 .
- the shielding lead 28 is of greater dimensions than the test leads 26 .
- the test leads 26 may have a width of about 0.203 mm and a thickness of about 0.0127 mm, while the shielding lead 28 has a width of about 1.0 mm and a thickness of about 0.0127 mm.
- the shielding lead 28 may be formed in other locations of the lead frame, and that the dimensions of the shielding lead 28 will be influenced by the size of the package and the size of the die(s) that the shielding lead extends over.
- FIG. 2C is a cross-sectional side view of a portion of the device 20 , and illustrates that the device 20 includes a first semiconductor integrated circuit (IC) die 30 .
- the first IC die 30 is mounted on a die pad of the lead frame and electrically connected to the functional leads 24 and the test leads 26 .
- the first IC die 30 also may be electrically connected to the shielding lead 28 .
- the first IC die 30 is an Application Specific IC (ASIC) and includes control circuitry and the second IC die 32 is a sensor.
- ASIC Application Specific IC
- the first IC die 30 comprises a microcontroller die and the second die 32 is a sensor.
- the second die 32 is connected to the first die 30
- the first die is connected to the functional pins 14 .
- other arrangements of chips are possible, as will be readily understood by those of skill in the art, so the invention should not be limited by the number or arrangement of dies covered by the mold body 22 .
- FIG. 3 is an enlarged perspective view of one embodiment of the semiconductor device 20 of FIG. 2A during assembly.
- the device 20 is assembled using a lead frame 40 , which includes a die pad 42 and a plurality of leads or lead fingers 44 that surround the die pad 42 , and the shielding lead 28 .
- FIG. 3 is provided to show elements of the lead frame, the dies and the electrical connections therebetween.
- the die pad 42 is sized and shaped to support one or more semiconductor IC dies.
- the leads 44 generally extend perpendicularly away from the sides of the die pad 42 .
- the first IC die 30 is attached to the die pad 42 , such as with an adhesive or adhesive tape, and electrically connected to proximal ends (the ends of the leads near to the die pad) of at least some of the leads 44 and to the shielding lead 28 with first bond wires 46 .
- the shielding lead 28 is connected to ground pads of the first IC die 30 .
- the second IC die 32 is stacked on the first IC die 30 .
- the second IC die 32 is optional and may be located adjacent to the first IC die 30 . Furthermore, there could be one or more stacked dies and one or more adjacent dies.
- the second IC die 32 is electrically connected to the first IC die 30 with second bond wires 48 .
- the interconnection of the first and second dies 30 and 32 by the second bond wires 48 can be a source of EMI.
- the shielding lead 28 extends over the second bond wires 48 .
- the length of the shielding lead 28 will depend on how far the lead 28 must extend over the top surface of the mold body 22 in order to lie overtop of the second bond wires 48 (or any other specific source of EMI).
- the lead frame 40 may comprise copper that is at least partially plated with a non-corrosive metal or metal alloy, as is known in the art, and the die pad 42 may be rectangular.
- the lead frame 32 preferably is formed from a copper sheet by punching, stamping, cutting or etching, as is known in the art, and the underlying metal (e.g., Cu) is plated with one or more other metals or an alloy, such as Ni, Pd, and Au.
- the lead frame 32 includes the leads 14 , the die receiving area 16 , and the bendable strip 28 (shielding lead).
- the device 20 also may include a plurality of passive devices 50 that span some adjacent ones of the leads, but this is not a requirement of the invention.
- An encapsulation material (not shown in FIG. 3 ) is formed over the first and second IC die 30 and 32 , the electrical connections 46 and 48 , and the lead frame 40 to form the mold body 22 . Distal ends of the leads 44 then project outwardly from the sides of the mold body 22 . More particularly, as discussed with reference to FIG. 2A , signal leads 24 project from one side (the left side of the body in FIG. 2 ) of the body 22 and the test leads 24 project from one or more of the other lateral sides of the body 22 .
- the shielding lead 28 also has a distal portion that projects from a central location of one side of the mold body 22 and is bent up a surface of the one side and at least partially over the top surface 29 of the mold body 22 .
- FIG. 4 is an enlarged perspective view of a portion of a semiconductor device 60 in accordance with another embodiment of the present invention.
- the device 60 is similar to the device 20 of FIG. 2A , having a mold body 62 and a shielding lead 64 that projects outwardly therefrom.
- the shielding lead 64 is bent vertically such that it extends up a backside of the body 62 and then bent again so that it extends over a top surface of the body 62 .
- the shielding lead 64 has a first exterior section 66 that extends vertically along the back side of the device 60 and a second exterior portion 68 that extends horizontally over the top surface of the device 60 . Further, what is different from the embodiment shown in FIG.
- the second exterior portion 68 of the shielding lead 64 has a rectangular distal end portion 70 such that the shielding lead 64 is T-shaped.
- the distal end portion 70 is sized and shaped like an underlying IC chip such that the distal end 70 extends over substantially all of the surface of the IC die beneath the mold compound and at least some of the electrical connections between the IC die and the leads to which the die is connected.
- the distal end portion 70 has a width that is greater than a width of the second exterior portion 68 .
- the bottom die could be flip-chip connected to the lead frame.
- trim and form processes are performed in which outer portions of the lead frame are cut away and the outer lead ends of the leads 24 , 28 and 28 extend beyond an outer edge of the body 22 , thereby providing the packaged semiconductor device 20 .
- the outer lead ends of some of the leads, such as the test leads, may or may not extend beyond the outer edge of the body 12 depending on design requirements and the functional leads may be bent into desired shapes such as Gull Wing and J-leads.
- the present invention provides a packaged semiconductor device that has a shielding lead that extends vertically and horizontally around the body of the device to provide EMI and RFI shielding.
- the shielding lead is part of a lead frame.
- the shielding lead may include one or more kinks to facilitate bending the lead around the outside of the package.
- the shielding lead may be bent around the mold body during a normal trim and form operation, thus extra steps for attaching a separate shield or metal cap are not necessary, which saves on assembly time and cost.
- each numerical value and range should be interpreted as being approximate as if the word “about” or “approximately” preceded the value or range.
- labels such as top, bottom, front and back have been used, it is understood that such are relative terms, so such surfaces or orientations are not absolute.
- stacked die devices are shown and described, the invention is not limited to stacked die devices, as a single die device, a device with side-by-side dies, or a device with a combination of stacked dies and side-by-side dies may be assembled that include the shielding lead.
- each may be used to refer to one or more specified characteristics of a plurality of previously recited elements or steps.
- the open-ended term “comprising” the recitation of the term “each” does not exclude additional, unrecited elements or steps.
- an apparatus may have additional, unrecited elements and a method may have additional, unrecited steps, where the additional, unrecited elements or steps do not have the one or more specified characteristics.
Landscapes
- Physics & Mathematics (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Geometry (AREA)
- Health & Medical Sciences (AREA)
- Electromagnetism (AREA)
- Toxicology (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
Description
Claims (19)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US16/283,853 US11049817B2 (en) | 2019-02-25 | 2019-02-25 | Semiconductor device with integral EMI shield |
| CN202010100658.5A CN111613598A (en) | 2019-02-25 | 2020-02-18 | Semiconductor device with integrated EMI shielding |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US16/283,853 US11049817B2 (en) | 2019-02-25 | 2019-02-25 | Semiconductor device with integral EMI shield |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| US20200273810A1 US20200273810A1 (en) | 2020-08-27 |
| US11049817B2 true US11049817B2 (en) | 2021-06-29 |
Family
ID=72141267
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US16/283,853 Active US11049817B2 (en) | 2019-02-25 | 2019-02-25 | Semiconductor device with integral EMI shield |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US11049817B2 (en) |
| CN (1) | CN111613598A (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11069600B2 (en) * | 2019-05-24 | 2021-07-20 | Infineon Technologies Ag | Semiconductor package with space efficient lead and die pad design |
| US11348866B2 (en) * | 2020-06-16 | 2022-05-31 | Infineon Technologies Austria Ag | Package and lead frame design for enhanced creepage and clearance |
Citations (25)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5166772A (en) | 1991-02-22 | 1992-11-24 | Motorola, Inc. | Transfer molded semiconductor device package with integral shield |
| US5270488A (en) * | 1990-07-27 | 1993-12-14 | Mitsubishi Denki Kabushiki Kaisha | Shield construction for electrical devices |
| US5350943A (en) * | 1992-04-18 | 1994-09-27 | Temic Telefunken Microelectronic Gmbh | Semiconductor assembly, in particular a remote control reception module |
| US5557142A (en) | 1991-02-04 | 1996-09-17 | Motorola, Inc. | Shielded semiconductor device package |
| US5679975A (en) * | 1995-12-18 | 1997-10-21 | Integrated Device Technology, Inc. | Conductive encapsulating shield for an integrated circuit |
| US5744827A (en) | 1995-11-28 | 1998-04-28 | Samsung Electronics Co., Ltd. | Three dimensional stack package device having exposed coupling lead portions and vertical interconnection elements |
| US6329705B1 (en) * | 1998-05-20 | 2001-12-11 | Micron Technology, Inc. | Leadframes including offsets extending from a major plane thereof, packaged semiconductor devices including same, and method of designing and fabricating such leadframes |
| US6740959B2 (en) | 2001-08-01 | 2004-05-25 | International Business Machines Corporation | EMI shielding for semiconductor chip carriers |
| US20040232534A1 (en) * | 2003-05-22 | 2004-11-25 | Shinko Electric Industries, Co., Ltd. | Packaging component and semiconductor package |
| US20050101161A1 (en) * | 2003-11-07 | 2005-05-12 | Kurt Weiblen | Sensor module |
| US20070071268A1 (en) | 2005-08-16 | 2007-03-29 | Analog Devices, Inc. | Packaged microphone with electrically coupled lid |
| US20080014678A1 (en) | 2006-07-14 | 2008-01-17 | Texas Instruments Incorporated | System and method of attenuating electromagnetic interference with a grounded top film |
| US7781266B2 (en) | 2005-10-20 | 2010-08-24 | Broadcom Corporation | Methods and apparatus for improved thermal performance and electromagnetic interference (EMI) shielding in leadframe integrated circuit (IC) packages |
| US8138584B2 (en) | 2004-09-28 | 2012-03-20 | Freescale Semiconductor, Inc. | Method of forming a semiconductor package and structure thereof |
| US20120126378A1 (en) | 2010-11-24 | 2012-05-24 | Unisem (Mauritius ) Holdings Limited | Semiconductor device package with electromagnetic shielding |
| US8502371B2 (en) | 2007-12-27 | 2013-08-06 | Stats Chippac Ltd. | Integrated circuit package system with extended corner leads |
| US20140239476A1 (en) * | 2013-02-27 | 2014-08-28 | You Ge | Semiconductor device with integral heat sink |
| US20150278675A1 (en) * | 2011-08-08 | 2015-10-01 | David Finn | Rfid transponder chip modules |
| US9153543B1 (en) | 2012-01-23 | 2015-10-06 | Amkor Technology, Inc. | Shielding technique for semiconductor package including metal lid and metalized contact area |
| US20160141229A1 (en) * | 2014-11-13 | 2016-05-19 | Amkor Technology, Inc. | Semiconductor package with semiconductor die directly attached to lead frame and method |
| US9362209B1 (en) | 2012-01-23 | 2016-06-07 | Amkor Technology, Inc. | Shielding technique for semiconductor package including metal lid |
| US20160172309A1 (en) | 2014-12-16 | 2016-06-16 | Freescale Semiconductor, Inc. | Emi/rfi shielding for semiconductor device packages |
| US9484289B2 (en) * | 2013-10-18 | 2016-11-01 | Freescale Semiconductor, Inc. | Semiconductor device with heat spreader |
| US20170186644A1 (en) | 2015-12-29 | 2017-06-29 | Stmicroelectronics Pte Ltd | Method for making an integrated circuit (ic) package with an electrically conductive shield layer |
| US20170263565A1 (en) | 2016-03-14 | 2017-09-14 | Stmicroelectronics Pte Ltd | Integrated circuit (ic) package with a grounded electrically conductive shield layer and associated methods |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000236102A (en) * | 1999-02-15 | 2000-08-29 | Sharp Corp | Electronic components |
| JP2005159137A (en) * | 2003-11-27 | 2005-06-16 | Sharp Corp | Optical semiconductor element and electronic apparatus using the optical semiconductor element |
| TWI376774B (en) * | 2007-06-08 | 2012-11-11 | Cyntec Co Ltd | Three dimensional package structure |
| EP3125290A1 (en) * | 2015-07-31 | 2017-02-01 | Nxp B.V. | Electronic device |
| KR20170109479A (en) * | 2016-03-21 | 2017-09-29 | 삼성에스디아이 주식회사 | Semiconductor package and method for manufacturing the same |
-
2019
- 2019-02-25 US US16/283,853 patent/US11049817B2/en active Active
-
2020
- 2020-02-18 CN CN202010100658.5A patent/CN111613598A/en active Pending
Patent Citations (26)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5270488A (en) * | 1990-07-27 | 1993-12-14 | Mitsubishi Denki Kabushiki Kaisha | Shield construction for electrical devices |
| US5557142A (en) | 1991-02-04 | 1996-09-17 | Motorola, Inc. | Shielded semiconductor device package |
| US5166772A (en) | 1991-02-22 | 1992-11-24 | Motorola, Inc. | Transfer molded semiconductor device package with integral shield |
| US5350943A (en) * | 1992-04-18 | 1994-09-27 | Temic Telefunken Microelectronic Gmbh | Semiconductor assembly, in particular a remote control reception module |
| US5744827A (en) | 1995-11-28 | 1998-04-28 | Samsung Electronics Co., Ltd. | Three dimensional stack package device having exposed coupling lead portions and vertical interconnection elements |
| US5679975A (en) * | 1995-12-18 | 1997-10-21 | Integrated Device Technology, Inc. | Conductive encapsulating shield for an integrated circuit |
| US6329705B1 (en) * | 1998-05-20 | 2001-12-11 | Micron Technology, Inc. | Leadframes including offsets extending from a major plane thereof, packaged semiconductor devices including same, and method of designing and fabricating such leadframes |
| US6740959B2 (en) | 2001-08-01 | 2004-05-25 | International Business Machines Corporation | EMI shielding for semiconductor chip carriers |
| US20040232534A1 (en) * | 2003-05-22 | 2004-11-25 | Shinko Electric Industries, Co., Ltd. | Packaging component and semiconductor package |
| US20050101161A1 (en) * | 2003-11-07 | 2005-05-12 | Kurt Weiblen | Sensor module |
| US8138584B2 (en) | 2004-09-28 | 2012-03-20 | Freescale Semiconductor, Inc. | Method of forming a semiconductor package and structure thereof |
| US20070071268A1 (en) | 2005-08-16 | 2007-03-29 | Analog Devices, Inc. | Packaged microphone with electrically coupled lid |
| US7781266B2 (en) | 2005-10-20 | 2010-08-24 | Broadcom Corporation | Methods and apparatus for improved thermal performance and electromagnetic interference (EMI) shielding in leadframe integrated circuit (IC) packages |
| US20080014678A1 (en) | 2006-07-14 | 2008-01-17 | Texas Instruments Incorporated | System and method of attenuating electromagnetic interference with a grounded top film |
| US8502371B2 (en) | 2007-12-27 | 2013-08-06 | Stats Chippac Ltd. | Integrated circuit package system with extended corner leads |
| US20120126378A1 (en) | 2010-11-24 | 2012-05-24 | Unisem (Mauritius ) Holdings Limited | Semiconductor device package with electromagnetic shielding |
| US20150278675A1 (en) * | 2011-08-08 | 2015-10-01 | David Finn | Rfid transponder chip modules |
| US9153543B1 (en) | 2012-01-23 | 2015-10-06 | Amkor Technology, Inc. | Shielding technique for semiconductor package including metal lid and metalized contact area |
| US9362209B1 (en) | 2012-01-23 | 2016-06-07 | Amkor Technology, Inc. | Shielding technique for semiconductor package including metal lid |
| US20140239476A1 (en) * | 2013-02-27 | 2014-08-28 | You Ge | Semiconductor device with integral heat sink |
| US8901722B2 (en) * | 2013-02-27 | 2014-12-02 | Freescale Semiconductor, Inc. | Semiconductor device with integral heat sink |
| US9484289B2 (en) * | 2013-10-18 | 2016-11-01 | Freescale Semiconductor, Inc. | Semiconductor device with heat spreader |
| US20160141229A1 (en) * | 2014-11-13 | 2016-05-19 | Amkor Technology, Inc. | Semiconductor package with semiconductor die directly attached to lead frame and method |
| US20160172309A1 (en) | 2014-12-16 | 2016-06-16 | Freescale Semiconductor, Inc. | Emi/rfi shielding for semiconductor device packages |
| US20170186644A1 (en) | 2015-12-29 | 2017-06-29 | Stmicroelectronics Pte Ltd | Method for making an integrated circuit (ic) package with an electrically conductive shield layer |
| US20170263565A1 (en) | 2016-03-14 | 2017-09-14 | Stmicroelectronics Pte Ltd | Integrated circuit (ic) package with a grounded electrically conductive shield layer and associated methods |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111613598A (en) | 2020-09-01 |
| US20200273810A1 (en) | 2020-08-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7928538B2 (en) | Package-level electromagnetic interference shielding | |
| US7261596B2 (en) | Shielded semiconductor device | |
| JP5058599B2 (en) | Ground arch for wire bond ball grid array | |
| US5679975A (en) | Conductive encapsulating shield for an integrated circuit | |
| US9362209B1 (en) | Shielding technique for semiconductor package including metal lid | |
| US10096555B2 (en) | Shielded QFN package and method of making | |
| EP3232467B1 (en) | Semiconductor package | |
| EP3648158A1 (en) | Shielded semiconductor device and lead frame therefor | |
| KR20110020548A (en) | Semiconductor package and manufacturing method thereof | |
| US11049817B2 (en) | Semiconductor device with integral EMI shield | |
| US6417576B1 (en) | Method and apparatus for attaching multiple metal components to integrated circuit modules | |
| WO2017106825A1 (en) | Semiconductor package having a leadframe with multi-level assembly pads | |
| JPH10284873A (en) | Semiconductor integrated circuit device, IC card, and lead frame used for manufacturing the same | |
| CN112897451A (en) | Sensor packaging structure, manufacturing method thereof and electronic equipment | |
| US6717822B1 (en) | Lead-frame method and circuit module assembly including edge stiffener | |
| US7119420B2 (en) | Chip packaging structure adapted to reduce electromagnetic interference | |
| US9099363B1 (en) | Substrate with corner cut-outs and semiconductor device assembled therewith | |
| JP6494723B2 (en) | Semiconductor package | |
| US20210035916A1 (en) | Semiconductor package | |
| KR100319400B1 (en) | Semiconductor Package and Manufacturing Method | |
| KR100595317B1 (en) | Semiconductor package | |
| US20050082560A1 (en) | Optical semiconductor device | |
| CN111341748B (en) | Selectively patterned leadframes | |
| JPH07326690A (en) | Semiconductor device package and semiconductor device | |
| KR20080074650A (en) | Semiconductor package |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: NXP B.V., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SAKLANG, CHAYATHORN;SAIYAJITARA, AMORNTHEP;SUWANKASAB, CHANON;AND OTHERS;SIGNING DATES FROM 20190219 TO 20190220;REEL/FRAME:048429/0101 |
|
| FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| STCV | Information on status: appeal procedure |
Free format text: NOTICE OF APPEAL FILED |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
| STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
| MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |