US10659725B2 - Image processing device and image processing method - Google Patents

Image processing device and image processing method Download PDF

Info

Publication number
US10659725B2
US10659725B2 US16/298,478 US201916298478A US10659725B2 US 10659725 B2 US10659725 B2 US 10659725B2 US 201916298478 A US201916298478 A US 201916298478A US 10659725 B2 US10659725 B2 US 10659725B2
Authority
US
United States
Prior art keywords
frames
same
frame
image processing
contain substantially
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US16/298,478
Other versions
US20190289256A1 (en
Inventor
Chia-Wei Yu
Cheng-Hsin Chang
Chun-Hsing Hsieh
Chi-Hsiung Cheng
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Realtek Semiconductor Corp
Original Assignee
Realtek Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Realtek Semiconductor Corp filed Critical Realtek Semiconductor Corp
Assigned to REALTEK SEMICONDUCTOR CORPORATION reassignment REALTEK SEMICONDUCTOR CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHANG, CHENG-HSIN, CHENG, CHI-HSIUNG, HSIEH, CHUN-HSING, YU, CHIA-WEI
Publication of US20190289256A1 publication Critical patent/US20190289256A1/en
Application granted granted Critical
Publication of US10659725B2 publication Critical patent/US10659725B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0112—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level one of the standards corresponding to a cinematograph film standard
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0127—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level by changing the field or frame frequency of the incoming video signal, e.g. frame rate converter
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/44—Decoders specially adapted therefor, e.g. video decoders which are asymmetric with respect to the encoder
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/85—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using pre-processing or post-processing specially adapted for video compression

Definitions

  • the present invention relates to an image processing device and an image processing method, and, more particularly, to an image processing device and an image processing method applied to a pull-up signal.
  • FIG. 1 is a functional block diagram of a conventional image processing device.
  • the image processing device 100 includes an input stage 110 , a video enhancement circuit 120 , a frame rate conversion circuit 130 , and a memory 140 .
  • the input stage 110 performs pre-processing on the video signal Vin, for example, decoding the video signal Vin. During the decoding process, the input stage 110 needs to write/read video data into/from the memory 140 . After the decoding process is completed, the input stage 110 outputs the video data V 1 to the video enhancement circuit 120 . If the video signal Vin is a video signal that does not need decoding, the input stage 110 can directly output the video data V 1 .
  • the video enhancement circuit 120 performs video enhancement processing (such as noise reduction, sharpness improvement, and scaling) on the video data V 1 , and then outputs the video data V 2 .
  • the frame rate conversion circuit 130 performs frame rate conversion on the video data V 2 , for example, converting the video from 60 frames per second (fps) to 120 fps.
  • the frame rate conversion circuit 130 needs to write/read the video data into/from the memory 140 during the frame rate conversion, and outputs the video data V 3 after the conversion is completed.
  • the video data V 1 , the video data V 2 , and the video data V 3 may include the frames shown in FIG. 2 .
  • both the video data V 1 and the video data V 2 include repeated frames (including at least three frame (A) and two frame (B)).
  • the frame rate conversion circuit 130 After receiving the video data V 2 , the frame rate conversion circuit 130 stores the video data V 2 in the memory 140 ; the frame rate conversion circuit 130 then selects one of the repeated frames from the video data V 2 (for example, selecting one of the three frame (A), selecting one of the two frame (B), . . .
  • the frame rate conversion circuit 130 can use the motion estimation motion compensation (MEMC) technique to generate the video data V 3 , and, in principle, the video data V 3 does not contain repeated frames.
  • the frame rate conversion circuit 130 generates frame (A, B)1 and frame (A, B)2 according to frame (A) and frame (B), and generates frame (B, C)2 according to frame (B) and frame (C).
  • Frame (A, B)1 stands for the first frame generated from frame (A) and frame (B)
  • (B, C)2 stands for the second frame generated from frame (B) and frame (C).
  • the video enhancement circuit 120 processes six frames while processing the video data V 2 .
  • three video enhancement processes are repeated (more specifically, frame (A) can be processed once rather than three times, and frame (B) can be processed once rather than twice).
  • the frame rate conversion circuit 130 also writes the repeated frames into the memory 140 . These operations cause increased power consumption, increased demand for the memory 140 , and wasted memory bandwidth.
  • an object of the present invention is to provide an image processing device and an image processing method to reduce circuit power consumption and the demand for memory bandwidth, so as to make an improvement to the prior art.
  • the image processing device includes a decoder, a film mode detection circuit, a frame sequence control circuit, and a video enhancement circuit.
  • the decoder is configured to decode a video signal to generate a plurality of frames and frame order information indicating the order of the frames.
  • the film mode detection circuit is coupled to the decoder and configured to refer to the frame order information to determine, according to an image data, whether the frames contain substantially the same frames.
  • the frame sequence control circuit is coupled to the film mode detection circuit and configured to select the frames according to whether the frames contain substantially the same frames to generate a plurality of selected frames.
  • the video enhancement circuit is coupled to the frame sequence control circuit and configured to perform video processing on the selected frames. When the frames do not contain substantially the same frames, the selected frames are the same as the frames, and when the frames contain substantially the same frames, the selected frames are part of the selected frames.
  • An image processing method includes the following steps: decoding a video signal to generate a plurality of frames and frame order information indicating the order of the frames; referring to the frame order information to determine, according to an image data, whether the frames contain substantially the same frames; selecting the frames according to whether the frames contain substantially the same frames to generate a plurality of selected frames; and performing video processing on the selected frames.
  • the selected frames are the same as the frames, and when the frames contain substantially the same frames, the selected frames are part of the selected frames.
  • the image processing device includes a film mode detection circuit, a frame sequence control circuit, and a video enhancement circuit.
  • the film mode detection circuit is configured to refer to a plurality of frames or an auxiliary data associated with the frames to determine whether the frames contain substantially the same frames.
  • the frame sequence control circuit is coupled to the film mode detection circuit and configured to select the frames according to whether the frames contain substantially the same frames to generate a plurality of selected frames.
  • the video enhancement circuit is coupled to the frame sequence control circuit and configured to perform video processing on the selected frames. When the frames do not contain substantially the same frames, the selected frames are the same as the frames, and when the frames contain substantially the same frames, the selected frames are part of the selected frames.
  • An image processing method includes the following steps: referring to a plurality of frames or an auxiliary data associated with the frames to determine whether the frames contain substantially the same frames; selecting the frames according to whether the frames contain substantially the same frames to generate a plurality of selected frames; and performing video processing on the selected frames.
  • the selected frames are the same as the frames, and when the frames contain substantially the same frames, the selected frames are part of the selected frames.
  • the image processing device and the image processing method can reduce the amount of data to be processed before performing video enhancement and frame rate conversion. Compared with the conventional technology, the image processing device and the image processing method of the present invention can reduce circuit power consumption and the demand for the memory bandwidth.
  • FIG. 1 illustrates a functional block diagram of a conventional image processing device.
  • FIG. 2 illustrates a change in frames of a conventional image processing device.
  • FIG. 3 illustrates a functional block diagram of the image processing device according to an embodiment of the present invention.
  • FIG. 4 illustrates a flow chart of an image processing method according to an embodiment of the present invention.
  • FIG. 5 illustrates a change in frames of an image processing device of the present invention.
  • FIG. 6 illustrates a functional block diagram of the image processing device according to another embodiment of the present invention.
  • the disclosure herein includes an image processing device and an image processing method.
  • the detail of such elements is omitted provided that such detail has little to do with the features of this disclosure and this omission nowhere dissatisfies the specification and enablement requirements.
  • Some or all of the processes of the image processing method may be implemented by software and/or firmware, and can be performed by the image processing device or its equivalent.
  • a person having ordinary skill in the art can choose components or steps equivalent to those described in this specification to carry out the present invention, which means that the scope of this invention is not limited to the embodiments in the specification.
  • FIG. 3 is a functional block diagram of the image processing device according to an embodiment of the present invention.
  • the image processing device 300 includes an input stage 310 , a video enhancement circuit 320 , a frame rate conversion circuit 330 , and a memory 340 .
  • the input stage 310 includes a memory 312 , a decoder 314 , a film mode detection circuit 316 , and a frame sequence control circuit 318 .
  • the memory 340 can be a frame buffer.
  • FIG. 4 is a flow chart of an image processing method according to an embodiment of the present invention. Reference is made to both FIGS. 3 and 4 for the following descriptions.
  • the input stage 310 receives the video signal Vin (step S 410 ).
  • the video signal Vin can be a decoded or undecoded video signal.
  • the decoded video signal is, for example, from a set-up box and is inputted to the image processing device 300 through a digital video interface.
  • the digital video interface includes, but not limited to, High Definition Multimedia Interface (HDMI) and DisplayPort (DP).
  • HDMI High Definition Multimedia Interface
  • DP DisplayPort
  • the video signal Vin is inputted to the input stage 310
  • the video data is written to the memory 312 .
  • the memory 312 is, for example, a line buffer.
  • the decoder 314 reads the video data from the memory 312 and determines whether the video signal Vin needs to be decoded (step S 420 ).
  • the video signal Vin is an undecoded video signal (step S 420 being positive).
  • the decoder 314 decodes the video data (step S 430 ) to generate a plurality of frames Fo and the frame order information Fs indicating the order of the frames Fo.
  • the decoder 314 may further include an image size adjustment and storage circuit (not shown) that processes the frames Po to generate the auxiliary data DA (step S 435 ).
  • Step 5435 is optional.
  • the auxiliary data DA is, for example, a thumbnail, a color space, or a histogram of the frames Fo. Both the frames Fo and the auxiliary data DA are stored in the memory 340 .
  • Thumbnail en.wikipedia.org/wiki/Image_scaling
  • histogram en.wikipedia.org/wiki/Histogram.
  • the film mode detection circuit 316 reads from the memory 340 the frames Fo or the auxiliary data DA (e.g., reads 10 to 15 frames Fo, or auxiliary data DA corresponding to these frames Fo) and learns the order of the frames Fo or the auxiliary data DA according to the frame order information Fs.
  • the film mode detection circuit 316 further performs film mode detection by comparing the frames Fo or the auxiliary data DA (step S 440 ) to thereby generate a mode signal PM indicating the film mode of the video signal Vin.
  • the mode signal PM indicates that the frames Fo do not contain frames that are substantially the same.
  • the mode signal PM indicates a pull-up mode of the video signal Vin, for example, indicating one of the following pull-up modes: 22 , 23 , and 3223 . Since the amount of data of the auxiliary data DA is smaller than that of the frames Fo, when the film mode detection circuit 316 performs film mode detection according to the auxiliary data DA, the memory bandwidth can be saved.
  • the film mode detection circuit 316 can perform film mode detection using the following method.
  • Img[t] is the image data at time t
  • i and j are parameters of the pixel position
  • W ⁇ H stands for all pixels of the image data.
  • Img[t] may be one of the aforementioned frames Fo or the corresponding auxiliary data DA.
  • the similarity flag[t] is smaller than a predetermined value, it means that the two frames are substantially the same.
  • the frame sequence control circuit 318 reads the frames Fo from the memory 340 and refers to the frame order information Fs to obtain the order of the frames Fo, and learns whether the video signal Vin is a pull-up signal by referring to the mode signal PM (step S 450 ).
  • the frame sequence control circuit 318 selects some or all of the frames Fo according to the mode signal PM to generate the video data V 1 . More specifically, when the video signal Vin is not a pull-up signal, the mode signal PM indicates that the frames Fo do not contain frames that are substantially the same, so the frame sequence control circuit 318 outputs all of the frames Fo in chronological order according to the frame order information Fs to thereby generate the video data V 1 (step S 460 ).
  • the frames Fo contain frames that are substantially the same; thus, the frame sequence control circuit 318 selects a part of the frames Fo according to the mode signal PM and the frame order information Fs to thereby generate the video data V 1 (step S 470 ). For example, assuming that the sorted frames Fo are exemplified by the video data V 1 of FIG.
  • the frame sequence control circuit 318 learns according to the mode signal PM that the first three frames are identical frames (frame (A)), the fourth and fifth frames are identical frames (frame (B)), and, accordingly, selects one frame from the first three frames of the frames Fo as the first frame of the video data V 1 , selects one frame from the fourth and fifth frames of the frames Fo as the second frame of the video data V 1 , and so on.
  • the resulting video data V 1 outputted by the frame sequence control circuit 318 is shown in FIG. 5 .
  • the frame sequence control circuit 318 can also optionally transmit the mode signal PM to the video enhancement circuit 320 , so that the video enhancement circuit 320 can immediately know the film mode of the video signal Vin and perform video processing accordingly.
  • the video enhancement circuit 320 performs video enhancement processing (such as noise reduction, sharpness improvement, and scaling) on the video data V 1 , and then outputs the video data V 2 (step S 480 ).
  • video enhancement processing such as noise reduction, sharpness improvement, and scaling
  • the frames contained in the video data V 2 are substantially the same as the frames contained in the video data V 1 .
  • the frame rate conversion circuit 330 determines whether or not frame rate conversion is required (step S 485 ), and optionally performs frame rate conversion (step S 490 ).
  • the frame rate conversion circuit 330 can be activated (turned on) or deactivated (turned off) according to the mode signal PM.
  • the frame rate conversion circuit 330 For example, if the video signal Vin is not a pull-up signal, the frame rate conversion circuit 330 does not operate (i.e., the frame rate conversion circuit 330 is deactivated and step S 490 is skipped). If, on the other hand, the video signal Vin is a pull-up signal, the frame rate conversion circuit 330 operates (i.e., the frame rate conversion circuit 330 is activated and step S 490 is performed). Finally, the frame rate conversion circuit 330 outputs the video data V 3 to a display device (e.g., a panel) (step S 495 ).
  • the content of the video data V 3 is shown in FIG. 5 , in which frame (A, B) 1 is generated based on frame (A) and frame (B), and frames (B, C) 1 and (B, C) 2 are generated based on frame (B) and frame (C).
  • the number of frames of the video data V 1 in FIG. 5 is smaller than the number of frames of the video data V 1 in FIG. 2
  • the number of frames of the video data V 2 in FIG. 5 is smaller than the number of frames of the video data V 2 in FIG. 2 .
  • the video enhancement circuit 320 can process fewer frames (i.e., reducing power consumption) and the frame rate conversion circuit 330 stores fewer frames to the memory 340 (i.e., reducing the demand for memory bandwidth).
  • the video signal Vin in FIG. 3 is a decoded video signal (step S 420 being negative).
  • the video signal Vin contains the frames Fo, and the frames Fo are arranged in chronological order.
  • the decoder 314 does not generate the frame order information Fs.
  • the decoder 314 can optionally use the image size adjustment and storage circuit to process the frames Fo to thereby generate the auxiliary data DA (step S 435 ).
  • the film mode detection circuit 316 performs film mode detection based on the frames Fo or the auxiliary data DA (step S 440 ).
  • the frame sequence control circuit 318 determines whether the video signal Vin is a pull-up signal according to the mode signal PM (step S 450 ), and performs step S 460 or step S 470 according to the determination result. Since the frames Fo read from the memory 340 by the frame sequence control circuit 318 are already arranged in order, the frame sequence control circuit 318 does not need to refer to the frame order information Fs in steps S 460 and S 470 (i.e., in this embodiment the decoder 314 does not generate the frame order information Fs).
  • FIG. 6 is a functional block diagram of the image processing device according to another embodiment of the present invention.
  • the image processing device 600 includes an input stage 610 , a video enhancement circuit 320 , a frame rate conversion circuit 330 , and a memory 340 .
  • the input stage 610 includes a memory 312 , an image size adjustment and storage circuit 614 , a film mode detection circuit 316 , and a frame sequence control circuit 318 .
  • the video signal Vin is a decoded video signal (i.e., in this case step S 420 and step S 430 can be skipped); therefore, the video signal Vin contains the frames Fo, and the frames Fo are arranged in order.
  • the image processing device 600 is similar to the image processing device 300 except that the input stage 610 does not have a decoding function but utilizes the image size adjustment and storage circuit 614 to process the frames Fo to generate the auxiliary data DA (step S 435 ). Likewise, step S 435 is optional. Elements in FIGS. 6 and 3 denoted by the same numerals have the same or similar functions, and the descriptions are thus omitted for brevity.
  • the foregoing decoder 314 and image size adjustment and storage circuit 614 can be implemented by a digital signal processor (DSP).
  • the image size adjustment and storage circuit 614 or the image size adjustment and storage circuit built in the decoder 314 may further include an image size adjustment module and a color space conversion module.
  • the film mode detection circuit 316 can obtain the frames Fo or the auxiliary data DA directly from the decoder 314 and the image size adjustment and storage circuit 614 .
  • the frame sequence control circuit 318 may perform information reduction operation on the frame(s) that was(were) not selected in step S 470 , and output the information, resulting from the information reduction operation, together with the selected frame to the video enhancement circuit 320 .
  • the information resulting from the information reduction operation is, for example, a thumbnail of the original frame, a color space, and/or a histogram.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Television Systems (AREA)
  • Image Processing (AREA)

Abstract

The present invention discloses an image processing device and an image processing method. The image processing method includes steps of: referring to multiple frames or an auxiliary data associated with the frames to determine whether the frames contain substantially the same frames; selecting the frames according to whether the frames contain substantially the same frames to generate multiple selected frames; and performing video processing on the selected frames. When the frames do not contain substantially the same frames, the selected frames are the same as the frames, and when the frames contain substantially the same frames, the selected frames are part of the frames.

Description

BACKGROUND OF THE INVENTION 1. Field of the Invention
The present invention relates to an image processing device and an image processing method, and, more particularly, to an image processing device and an image processing method applied to a pull-up signal.
2. Description of Related Art
FIG. 1 is a functional block diagram of a conventional image processing device. The image processing device 100 includes an input stage 110, a video enhancement circuit 120, a frame rate conversion circuit 130, and a memory 140. The input stage 110 performs pre-processing on the video signal Vin, for example, decoding the video signal Vin. During the decoding process, the input stage 110 needs to write/read video data into/from the memory 140. After the decoding process is completed, the input stage 110 outputs the video data V1 to the video enhancement circuit 120. If the video signal Vin is a video signal that does not need decoding, the input stage 110 can directly output the video data V1. The video enhancement circuit 120 performs video enhancement processing (such as noise reduction, sharpness improvement, and scaling) on the video data V1, and then outputs the video data V2. The frame rate conversion circuit 130 performs frame rate conversion on the video data V2, for example, converting the video from 60 frames per second (fps) to 120 fps. The frame rate conversion circuit 130 needs to write/read the video data into/from the memory 140 during the frame rate conversion, and outputs the video data V3 after the conversion is completed.
When the video signal Vin is a pull-up signal, the video data V1, the video data V2, and the video data V3 may include the frames shown in FIG. 2. Visit en.wikipedia.org/wiki/Three-two_pull_down for more information about pull-up signals. As shown in FIG. 2, both the video data V1 and the video data V2 include repeated frames (including at least three frame (A) and two frame (B)). After receiving the video data V2, the frame rate conversion circuit 130 stores the video data V2 in the memory 140; the frame rate conversion circuit 130 then selects one of the repeated frames from the video data V2 (for example, selecting one of the three frame (A), selecting one of the two frame (B), . . . ), and then generates the video data V3 based on the selected frames. The frame rate conversion circuit 130 can use the motion estimation motion compensation (MEMC) technique to generate the video data V3, and, in principle, the video data V3 does not contain repeated frames. In this example, the frame rate conversion circuit 130 generates frame (A, B)1 and frame (A, B)2 according to frame (A) and frame (B), and generates frame (B, C)2 according to frame (B) and frame (C). Frame (A, B)1 stands for the first frame generated from frame (A) and frame (B), and (B, C)2 stands for the second frame generated from frame (B) and frame (C).
As can be seen from FIG. 1 and FIG. 2, although there are practically only three frames, the video enhancement circuit 120 processes six frames while processing the video data V2. In other words, three video enhancement processes are repeated (more specifically, frame (A) can be processed once rather than three times, and frame (B) can be processed once rather than twice). The frame rate conversion circuit 130 also writes the repeated frames into the memory 140. These operations cause increased power consumption, increased demand for the memory 140, and wasted memory bandwidth.
SUMMARY OF THE INVENTION
In view of the issues of the prior art, an object of the present invention is to provide an image processing device and an image processing method to reduce circuit power consumption and the demand for memory bandwidth, so as to make an improvement to the prior art.
An image processing device is provided. The image processing device includes a decoder, a film mode detection circuit, a frame sequence control circuit, and a video enhancement circuit. The decoder is configured to decode a video signal to generate a plurality of frames and frame order information indicating the order of the frames. The film mode detection circuit is coupled to the decoder and configured to refer to the frame order information to determine, according to an image data, whether the frames contain substantially the same frames. The frame sequence control circuit is coupled to the film mode detection circuit and configured to select the frames according to whether the frames contain substantially the same frames to generate a plurality of selected frames. The video enhancement circuit is coupled to the frame sequence control circuit and configured to perform video processing on the selected frames. When the frames do not contain substantially the same frames, the selected frames are the same as the frames, and when the frames contain substantially the same frames, the selected frames are part of the selected frames.
An image processing method is also provided. The image processing method includes the following steps: decoding a video signal to generate a plurality of frames and frame order information indicating the order of the frames; referring to the frame order information to determine, according to an image data, whether the frames contain substantially the same frames; selecting the frames according to whether the frames contain substantially the same frames to generate a plurality of selected frames; and performing video processing on the selected frames. When the frames do not contain substantially the same frames, the selected frames are the same as the frames, and when the frames contain substantially the same frames, the selected frames are part of the selected frames.
An image processing device is also provided. The image processing device includes a film mode detection circuit, a frame sequence control circuit, and a video enhancement circuit. The film mode detection circuit is configured to refer to a plurality of frames or an auxiliary data associated with the frames to determine whether the frames contain substantially the same frames. The frame sequence control circuit is coupled to the film mode detection circuit and configured to select the frames according to whether the frames contain substantially the same frames to generate a plurality of selected frames. The video enhancement circuit is coupled to the frame sequence control circuit and configured to perform video processing on the selected frames. When the frames do not contain substantially the same frames, the selected frames are the same as the frames, and when the frames contain substantially the same frames, the selected frames are part of the selected frames.
An image processing method is also provided. The image processing method includes the following steps: referring to a plurality of frames or an auxiliary data associated with the frames to determine whether the frames contain substantially the same frames; selecting the frames according to whether the frames contain substantially the same frames to generate a plurality of selected frames; and performing video processing on the selected frames. When the frames do not contain substantially the same frames, the selected frames are the same as the frames, and when the frames contain substantially the same frames, the selected frames are part of the selected frames.
According to the present invention, the image processing device and the image processing method can reduce the amount of data to be processed before performing video enhancement and frame rate conversion. Compared with the conventional technology, the image processing device and the image processing method of the present invention can reduce circuit power consumption and the demand for the memory bandwidth.
These and other objectives of the present invention no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiments with reference to the various figures and drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 illustrates a functional block diagram of a conventional image processing device.
FIG. 2 illustrates a change in frames of a conventional image processing device.
FIG. 3 illustrates a functional block diagram of the image processing device according to an embodiment of the present invention.
FIG. 4 illustrates a flow chart of an image processing method according to an embodiment of the present invention.
FIG. 5 illustrates a change in frames of an image processing device of the present invention.
FIG. 6 illustrates a functional block diagram of the image processing device according to another embodiment of the present invention.
 DETAILED DESCRIPTION OF THE EMBODIMENTS
The following description is written by referring to terms of this technical field. If any term is defined in this specification, such term should be explained accordingly.
The disclosure herein includes an image processing device and an image processing method. On account of that some or all elements of the image processing device could be known, the detail of such elements is omitted provided that such detail has little to do with the features of this disclosure and this omission nowhere dissatisfies the specification and enablement requirements. Some or all of the processes of the image processing method may be implemented by software and/or firmware, and can be performed by the image processing device or its equivalent. A person having ordinary skill in the art can choose components or steps equivalent to those described in this specification to carry out the present invention, which means that the scope of this invention is not limited to the embodiments in the specification.
FIG. 3 is a functional block diagram of the image processing device according to an embodiment of the present invention. The image processing device 300 includes an input stage 310, a video enhancement circuit 320, a frame rate conversion circuit 330, and a memory 340. The input stage 310 includes a memory 312, a decoder 314, a film mode detection circuit 316, and a frame sequence control circuit 318. The memory 340 can be a frame buffer. FIG. 4 is a flow chart of an image processing method according to an embodiment of the present invention. Reference is made to both FIGS. 3 and 4 for the following descriptions.
First, the input stage 310 receives the video signal Vin (step S410). The video signal Vin can be a decoded or undecoded video signal. The decoded video signal is, for example, from a set-up box and is inputted to the image processing device 300 through a digital video interface. The digital video interface includes, but not limited to, High Definition Multimedia Interface (HDMI) and DisplayPort (DP). When the video signal Vin is inputted to the input stage 310, the video data is written to the memory 312. The memory 312 is, for example, a line buffer. The decoder 314 reads the video data from the memory 312 and determines whether the video signal Vin needs to be decoded (step S420).
In an embodiment, the video signal Vin is an undecoded video signal (step S420 being positive). The decoder 314 decodes the video data (step S430) to generate a plurality of frames Fo and the frame order information Fs indicating the order of the frames Fo. The decoder 314 may further include an image size adjustment and storage circuit (not shown) that processes the frames Po to generate the auxiliary data DA (step S435). Step 5435 is optional. The auxiliary data DA is, for example, a thumbnail, a color space, or a histogram of the frames Fo. Both the frames Fo and the auxiliary data DA are stored in the memory 340.
The approaches to generating the foregoing thumbnail, color space, and histogram is well known to those of ordinary skill in the art, and the following references are hereby provided for realizing the implementations.
Thumbnail: en.wikipedia.org/wiki/Image_scaling;
color space: en.wikipedia.org/wiki/HSL_and_HSV; and
histogram: en.wikipedia.org/wiki/Histogram.
The film mode detection circuit 316 reads from the memory 340 the frames Fo or the auxiliary data DA (e.g., reads 10 to 15 frames Fo, or auxiliary data DA corresponding to these frames Fo) and learns the order of the frames Fo or the auxiliary data DA according to the frame order information Fs. The film mode detection circuit 316 further performs film mode detection by comparing the frames Fo or the auxiliary data DA (step S440) to thereby generate a mode signal PM indicating the film mode of the video signal Vin. When the video signal Vin is not a pull-up signal, the mode signal PM indicates that the frames Fo do not contain frames that are substantially the same. When the video signal Vin is a pull-up signal, the mode signal PM indicates a pull-up mode of the video signal Vin, for example, indicating one of the following pull-up modes: 22, 23, and 3223. Since the amount of data of the auxiliary data DA is smaller than that of the frames Fo, when the film mode detection circuit 316 performs film mode detection according to the auxiliary data DA, the memory bandwidth can be saved.
The film mode detection circuit 316 can perform film mode detection using the following method. In some embodiments, the film mode detection circuit 316 calculates the similarity flag[t] of two frames that are adjacent to each other in time:
flag[t]=Σi WΣj H(Img[t][i][j]−Img[t−1][i][j])  (1)
where Img[t] is the image data at time t, i and j are parameters of the pixel position, and W×H stands for all pixels of the image data. Img[t] may be one of the aforementioned frames Fo or the corresponding auxiliary data DA.
In other embodiments, the similarity flag[t] is:
flag[t]=Σi WΣj H W(Img[t][i][j]−Img[t−1][i][j])×(Img[t][i][j]−Img[t−1][i][j]  (2)
where W(Img[t][i][j]−Img [t−1][i][j]) is a weighted function. When the similarity flag[t] is smaller than a predetermined value, it means that the two frames are substantially the same.
Then, the frame sequence control circuit 318 reads the frames Fo from the memory 340 and refers to the frame order information Fs to obtain the order of the frames Fo, and learns whether the video signal Vin is a pull-up signal by referring to the mode signal PM (step S450). The frame sequence control circuit 318 selects some or all of the frames Fo according to the mode signal PM to generate the video data V1. More specifically, when the video signal Vin is not a pull-up signal, the mode signal PM indicates that the frames Fo do not contain frames that are substantially the same, so the frame sequence control circuit 318 outputs all of the frames Fo in chronological order according to the frame order information Fs to thereby generate the video data V1 (step S460). When the video signal Vin is a pull-up signal, the frames Fo contain frames that are substantially the same; thus, the frame sequence control circuit 318 selects a part of the frames Fo according to the mode signal PM and the frame order information Fs to thereby generate the video data V1 (step S470). For example, assuming that the sorted frames Fo are exemplified by the video data V1 of FIG. 2, the frame sequence control circuit 318 learns according to the mode signal PM that the first three frames are identical frames (frame (A)), the fourth and fifth frames are identical frames (frame (B)), and, accordingly, selects one frame from the first three frames of the frames Fo as the first frame of the video data V1, selects one frame from the fourth and fifth frames of the frames Fo as the second frame of the video data V1, and so on. The resulting video data V1 outputted by the frame sequence control circuit 318 is shown in FIG. 5.
In some embodiments, the frame sequence control circuit 318 can also optionally transmit the mode signal PM to the video enhancement circuit 320, so that the video enhancement circuit 320 can immediately know the film mode of the video signal Vin and perform video processing accordingly.
Next, the video enhancement circuit 320 performs video enhancement processing (such as noise reduction, sharpness improvement, and scaling) on the video data V1, and then outputs the video data V2 (step S480). As shown in FIG. 5, the frames contained in the video data V2 are substantially the same as the frames contained in the video data V1. The frame rate conversion circuit 330 then determines whether or not frame rate conversion is required (step S485), and optionally performs frame rate conversion (step S490). In some embodiments, the frame rate conversion circuit 330 can be activated (turned on) or deactivated (turned off) according to the mode signal PM. For example, if the video signal Vin is not a pull-up signal, the frame rate conversion circuit 330 does not operate (i.e., the frame rate conversion circuit 330 is deactivated and step S490 is skipped). If, on the other hand, the video signal Vin is a pull-up signal, the frame rate conversion circuit 330 operates (i.e., the frame rate conversion circuit 330 is activated and step S490 is performed). Finally, the frame rate conversion circuit 330 outputs the video data V3 to a display device (e.g., a panel) (step S495). The content of the video data V3 is shown in FIG. 5, in which frame (A, B)1 is generated based on frame (A) and frame (B), and frames (B, C)1 and (B, C)2 are generated based on frame (B) and frame (C).
Comparing FIG. 2 and FIG. 5, when the video signal Vin is a pull-up signal, the number of frames of the video data V1 in FIG. 5 is smaller than the number of frames of the video data V1 in FIG. 2, and the number of frames of the video data V2 in FIG. 5 is smaller than the number of frames of the video data V2 in FIG. 2. This implies that the video enhancement circuit 320 can process fewer frames (i.e., reducing power consumption) and the frame rate conversion circuit 330 stores fewer frames to the memory 340 (i.e., reducing the demand for memory bandwidth).
In another embodiment, the video signal Vin in FIG. 3 is a decoded video signal (step S420 being negative). In this case, the video signal Vin contains the frames Fo, and the frames Fo are arranged in chronological order. Thus, the decoder 314 does not generate the frame order information Fs. Similarly, the decoder 314 can optionally use the image size adjustment and storage circuit to process the frames Fo to thereby generate the auxiliary data DA (step S435). Next, the film mode detection circuit 316 performs film mode detection based on the frames Fo or the auxiliary data DA (step S440). Then, the frame sequence control circuit 318 determines whether the video signal Vin is a pull-up signal according to the mode signal PM (step S450), and performs step S460 or step S470 according to the determination result. Since the frames Fo read from the memory 340 by the frame sequence control circuit 318 are already arranged in order, the frame sequence control circuit 318 does not need to refer to the frame order information Fs in steps S460 and S470 (i.e., in this embodiment the decoder 314 does not generate the frame order information Fs).
FIG. 6 is a functional block diagram of the image processing device according to another embodiment of the present invention. The image processing device 600 includes an input stage 610, a video enhancement circuit 320, a frame rate conversion circuit 330, and a memory 340. The input stage 610 includes a memory 312, an image size adjustment and storage circuit 614, a film mode detection circuit 316, and a frame sequence control circuit 318. In this embodiment, the video signal Vin is a decoded video signal (i.e., in this case step S420 and step S430 can be skipped); therefore, the video signal Vin contains the frames Fo, and the frames Fo are arranged in order. The image processing device 600 is similar to the image processing device 300 except that the input stage 610 does not have a decoding function but utilizes the image size adjustment and storage circuit 614 to process the frames Fo to generate the auxiliary data DA (step S435). Likewise, step S435 is optional. Elements in FIGS. 6 and 3 denoted by the same numerals have the same or similar functions, and the descriptions are thus omitted for brevity.
The foregoing decoder 314 and image size adjustment and storage circuit 614 can be implemented by a digital signal processor (DSP). The image size adjustment and storage circuit 614 or the image size adjustment and storage circuit built in the decoder 314 may further include an image size adjustment module and a color space conversion module. In some embodiments, instead of accessing the memory 340, the film mode detection circuit 316 can obtain the frames Fo or the auxiliary data DA directly from the decoder 314 and the image size adjustment and storage circuit 614. In some embodiments, the frame sequence control circuit 318 may perform information reduction operation on the frame(s) that was(were) not selected in step S470, and output the information, resulting from the information reduction operation, together with the selected frame to the video enhancement circuit 320. The information resulting from the information reduction operation is, for example, a thumbnail of the original frame, a color space, and/or a histogram.
Since a person having ordinary skill in the art can appreciate the implementation detail and the modification thereto of the present method invention through the disclosure of the device invention, repeated and redundant description is thus omitted. Please note that there is no step sequence limitation for the method inventions as long as the execution of each step is applicable. Furthermore, the shape, size, and ratio of any element and the step sequence of any flow chart in the disclosed figures are exemplary for understanding, not for limiting the scope of this invention.
The aforementioned descriptions represent merely the preferred embodiments of the present invention, without any intention to limit the scope of the present invention thereto. Various equivalent changes, alterations, or modifications based on the claims of the present invention are all consequently viewed as being embraced by the scope of the present invention.

Claims (4)

What is claimed is:
1. An image processing device comprising:
a decoder configured to decode a video signal to generate a plurality of frames and frame order information indicating the order of the frames and to process the frames to generate an auxiliary data associated with the frames, wherein an amount of data of the auxiliary data is smaller than an amount of data of the frames;
a film mode detection circuit coupled to the decoder and configured to determine whether the frames contain substantially the same frames by calculating frame similarities using the auxiliary data;
a frame sequence control circuit coupled to the film mode detection circuit and configured to select the frames according to whether the frames contain substantially the same frames to generate a plurality of selected frames; and
a video enhancement circuit coupled to the frame sequence control circuit and configured to perform video enhancement processing on the selected frames;
wherein when the frames do not contain substantially the same frames, the selected frames are the same as the frames, and when the frames contain substantially the same frames, the selected frames are part of the frames.
2. An image processing method comprising:
decoding a video signal to generate a plurality of frames and frame order information indicating the order of the frames;
processing the frames to generate an auxiliary data associated with the frames, wherein an amount of data of the auxiliary data is smaller than an amount of data of the frames;
determining whether the frames contain substantially the same frames by calculating frame similarities using the auxiliary data;
selecting the frames according to whether the frames contain substantially the same frames to generate a plurality of selected frames; and
performing video enhancement processing on the selected frames;
wherein when the frames do not contain substantially the same frames, the selected frames are the same as the frames, and when the frames contain substantially the same frames, the selected frames are part of the frames.
3. An image processing device comprising:
a film mode detection circuit configured to determine whether the frames contain substantially the same frames by calculating frame similarities using an auxiliary data associated with a plurality of frames;
a frame sequence control circuit coupled to the film mode detection circuit and configured to select the frames according to whether the frames contain substantially the same frames to generate a plurality of selected frames; and
a video enhancement circuit coupled to the frame sequence control circuit and configured to perform video enhancement processing on the selected frames;
wherein when the frames do not contain substantially the same frames, the selected frames are the same as the frames, and when the frames contain substantially the same frames, the selected frames are part of the frames.
4. The image processing device of claim 3 further comprising:
an image size adjustment and storage circuit coupled to the film mode detection circuit and configured to process the frames to generate the auxiliary data;
wherein an amount of data of the auxiliary data is smaller than an amount of data of the frames.
US16/298,478 2018-03-19 2019-03-11 Image processing device and image processing method Active US10659725B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
TW107109292 2018-03-19
TW107109292A TWI664852B (en) 2018-03-19 2018-03-19 Image processing device and image processing method
TW107109292A 2018-03-19

Publications (2)

Publication Number Publication Date
US20190289256A1 US20190289256A1 (en) 2019-09-19
US10659725B2 true US10659725B2 (en) 2020-05-19

Family

ID=67904272

Family Applications (1)

Application Number Title Priority Date Filing Date
US16/298,478 Active US10659725B2 (en) 2018-03-19 2019-03-11 Image processing device and image processing method

Country Status (2)

Country Link
US (1) US10659725B2 (en)
TW (1) TWI664852B (en)

Citations (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5343248A (en) * 1991-07-26 1994-08-30 Sony Corporation Moving image compressing and recording medium and moving image data encoder and decoder
US5585856A (en) * 1993-10-27 1996-12-17 Sharp Kabushiki Kaisha Image processing apparatus that can provide image data of high quality without deterioration in picture quality
US5742351A (en) * 1993-03-17 1998-04-21 U.S. Philips Corporation Device for encoding sequences of frames constituted by film-type images and video-type images, and corresponding decoding device
US5828786A (en) * 1993-12-02 1998-10-27 General Instrument Corporation Analyzer and methods for detecting and processing video data types in a video data stream
US5898461A (en) * 1993-06-22 1999-04-27 Canon Kabushiki Kaisha Image processing apparatus
US20040001550A1 (en) * 2002-06-28 2004-01-01 Lsi Logic Corporation Method of detecting internal frame skips by MPEG video decoders
US7158186B2 (en) 2003-05-27 2007-01-02 Genesis Microchip Inc. Method and system for changing the frame rate to be optimal for the material being displayed while maintaining a stable image throughout
US20070258014A1 (en) * 2006-05-02 2007-11-08 Ati Technologies Inc. Field sequence detector, method and video device
US7349029B1 (en) * 2005-01-19 2008-03-25 Kolorific, Inc. Method and apparatus for de-interlacing interlaced video fields originating from a progressive video source
US20100026886A1 (en) * 2008-07-30 2010-02-04 Cinnafilm, Inc. Method, Apparatus, and Computer Software for Digital Video Scan Rate Conversions with Minimization of Artifacts
US20100188570A1 (en) * 2009-01-23 2010-07-29 Jin-Sheng Gong Video processing apparatus and related method for de-interlacing
US20100253838A1 (en) * 2009-04-01 2010-10-07 Sanjay Garg Cadence detection in progressive video
US20100309372A1 (en) * 2009-06-08 2010-12-09 Sheng Zhong Method And System For Motion Compensated Video De-Interlacing
US20110013081A1 (en) * 2001-01-11 2011-01-20 Pixelworks, Inc. System and method for detecting a non-video source in video signals
US8004607B2 (en) * 2006-06-06 2011-08-23 Stmicroelectronics S.A. Region-based cadence detector
US8134640B2 (en) * 2006-12-26 2012-03-13 Broadcom Corporation Video processor architecture and method for frame rate conversion
US8300145B2 (en) 2009-06-29 2012-10-30 Silicon Integrated Systems Corp. Apparatus and method of frame rate up-conversion with dynamic quality control
US8334931B2 (en) * 2009-04-23 2012-12-18 Canon Kabushiki Kaisha Image processing apparatus and image processing method for performing correction processing on input video
US8570435B2 (en) * 2008-03-10 2013-10-29 Realtek Semiconductor Corp. Video processing method and device thereof
US20140028909A1 (en) * 2011-04-05 2014-01-30 Panasonic Corporation Method for converting frame rate and video processing apparatus using the same
US20150215498A1 (en) * 2014-01-28 2015-07-30 Realtek Semiconductor Corp. Device and method for using an overdrive function to do motion smoothing
US20160286222A1 (en) * 2015-03-26 2016-09-29 Fujitsu Limited Video coding device, video coding method, video decoding device and video decoding method
US9491398B1 (en) * 2010-12-21 2016-11-08 Pixelworks, Inc. System and method for processing assorted video signals
US9743036B2 (en) * 2015-03-17 2017-08-22 Apple Inc. Electronic display adaptive refresh rate systems and methods
US9832421B2 (en) * 2015-10-27 2017-11-28 Hisense Electric Co., Ltd. Apparatus and method for converting a frame rate
US9973661B2 (en) * 2014-05-01 2018-05-15 Imagination Technologies Limited Cadence analysis for a video signal having an interlaced format

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8542747B2 (en) * 2006-12-26 2013-09-24 Broadcom Corporation Low latency cadence detection for frame rate conversion

Patent Citations (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5343248A (en) * 1991-07-26 1994-08-30 Sony Corporation Moving image compressing and recording medium and moving image data encoder and decoder
US5742351A (en) * 1993-03-17 1998-04-21 U.S. Philips Corporation Device for encoding sequences of frames constituted by film-type images and video-type images, and corresponding decoding device
US5898461A (en) * 1993-06-22 1999-04-27 Canon Kabushiki Kaisha Image processing apparatus
US5585856A (en) * 1993-10-27 1996-12-17 Sharp Kabushiki Kaisha Image processing apparatus that can provide image data of high quality without deterioration in picture quality
US5828786A (en) * 1993-12-02 1998-10-27 General Instrument Corporation Analyzer and methods for detecting and processing video data types in a video data stream
US20110013081A1 (en) * 2001-01-11 2011-01-20 Pixelworks, Inc. System and method for detecting a non-video source in video signals
US20040001550A1 (en) * 2002-06-28 2004-01-01 Lsi Logic Corporation Method of detecting internal frame skips by MPEG video decoders
CN1574952B (en) 2003-05-27 2010-05-26 创世纪微芯片公司 Method and system for changing the frame rate to be optimal for the material being displayed while maintaining a stable image throughout
US7158186B2 (en) 2003-05-27 2007-01-02 Genesis Microchip Inc. Method and system for changing the frame rate to be optimal for the material being displayed while maintaining a stable image throughout
US7349029B1 (en) * 2005-01-19 2008-03-25 Kolorific, Inc. Method and apparatus for de-interlacing interlaced video fields originating from a progressive video source
US20070258014A1 (en) * 2006-05-02 2007-11-08 Ati Technologies Inc. Field sequence detector, method and video device
US8004607B2 (en) * 2006-06-06 2011-08-23 Stmicroelectronics S.A. Region-based cadence detector
US8134640B2 (en) * 2006-12-26 2012-03-13 Broadcom Corporation Video processor architecture and method for frame rate conversion
US8570435B2 (en) * 2008-03-10 2013-10-29 Realtek Semiconductor Corp. Video processing method and device thereof
US20100026886A1 (en) * 2008-07-30 2010-02-04 Cinnafilm, Inc. Method, Apparatus, and Computer Software for Digital Video Scan Rate Conversions with Minimization of Artifacts
US20100188570A1 (en) * 2009-01-23 2010-07-29 Jin-Sheng Gong Video processing apparatus and related method for de-interlacing
US20100253838A1 (en) * 2009-04-01 2010-10-07 Sanjay Garg Cadence detection in progressive video
US8334931B2 (en) * 2009-04-23 2012-12-18 Canon Kabushiki Kaisha Image processing apparatus and image processing method for performing correction processing on input video
US20100309372A1 (en) * 2009-06-08 2010-12-09 Sheng Zhong Method And System For Motion Compensated Video De-Interlacing
US8300145B2 (en) 2009-06-29 2012-10-30 Silicon Integrated Systems Corp. Apparatus and method of frame rate up-conversion with dynamic quality control
TWI398159B (en) 2009-06-29 2013-06-01 Silicon Integrated Sys Corp Apparatus and method of frame rate up-conversion with dynamic quality control
US9491398B1 (en) * 2010-12-21 2016-11-08 Pixelworks, Inc. System and method for processing assorted video signals
US20140028909A1 (en) * 2011-04-05 2014-01-30 Panasonic Corporation Method for converting frame rate and video processing apparatus using the same
US20150215498A1 (en) * 2014-01-28 2015-07-30 Realtek Semiconductor Corp. Device and method for using an overdrive function to do motion smoothing
US9538051B2 (en) * 2014-01-28 2017-01-03 Realtek Semiconductor Corp. Device and method for using an overdrive function to do motion smoothing
US9973661B2 (en) * 2014-05-01 2018-05-15 Imagination Technologies Limited Cadence analysis for a video signal having an interlaced format
US20180227465A1 (en) * 2014-05-01 2018-08-09 Imagination Technologies Limited Cadence analysis for a video signal having an interlaced format
US9743036B2 (en) * 2015-03-17 2017-08-22 Apple Inc. Electronic display adaptive refresh rate systems and methods
US20160286222A1 (en) * 2015-03-26 2016-09-29 Fujitsu Limited Video coding device, video coding method, video decoding device and video decoding method
US10250891B2 (en) * 2015-03-26 2019-04-02 Fujitsu Limited Video coding device, video coding method, video decoding device and video decoding method
US9832421B2 (en) * 2015-10-27 2017-11-28 Hisense Electric Co., Ltd. Apparatus and method for converting a frame rate

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Taiwan Intellectual Property Office, Office Action dated Oct. 23, 2018. English summary on p. 1.

Also Published As

Publication number Publication date
TW201939949A (en) 2019-10-01
TWI664852B (en) 2019-07-01
US20190289256A1 (en) 2019-09-19

Similar Documents

Publication Publication Date Title
US11676023B2 (en) Systems and methods for performing direct conversion of image sensor data to image analytics
CN109064399B (en) Image super-resolution reconstruction method and system, computer device and storage medium thereof
US8698961B2 (en) Enhanced histogram equalization
US11616937B2 (en) Media processing systems
CN110312095B (en) Image processing apparatus and image processing method
CN110889809B9 (en) Image processing method and device, electronic equipment and storage medium
CN108885790B (en) Processing images based on generated motion data
US20170287106A1 (en) Graphics system and method for generating a blended image using content hints
JP4865662B2 (en) Entropy encoding apparatus, entropy encoding method, and computer program
US9531988B2 (en) Synthesized image output apparatus and synthesized image output method capable of processing with lower power consumption
US10659725B2 (en) Image processing device and image processing method
US20150110472A1 (en) Video processing apparatus and control method of video processing apparatus
US20230171416A1 (en) Video encoding method, video encoding device, and image processing device
US8363892B2 (en) Apparatus, method and computer program providing image processing using software and hardware processing
US9800801B2 (en) Techniques for processing subtitles
CN107071326B (en) Video processing method and device
US9749579B2 (en) Apparatus and method for frame rate conversion
CN113052748B (en) Graphics processor and video decoding display method
US8194744B2 (en) Method and/or apparatus for implementing reduced bandwidth high performance VC1 intensity compensation
US10140689B2 (en) Efficient path-based method for video denoising
US20140125821A1 (en) Signal processing circuit, imaging apparatus and program
US20100079497A1 (en) Video scaling techniques
KR20160067577A (en) An image processor, a method of operating the image processor, and an application processor including the image processor
CN114008661A (en) Image processing method, device and computer program product thereof
US20230410269A1 (en) Display driving method, module and chip, electronic device and storage medium

Legal Events

Date Code Title Description
AS Assignment

Owner name: REALTEK SEMICONDUCTOR CORPORATION, TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YU, CHIA-WEI;CHANG, CHENG-HSIN;HSIEH, CHUN-HSING;AND OTHERS;REEL/FRAME:048563/0165

Effective date: 20181127

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4