US10432392B1 - Frame synchronization method, processor, and communication apparatus - Google Patents
Frame synchronization method, processor, and communication apparatus Download PDFInfo
- Publication number
- US10432392B1 US10432392B1 US16/122,464 US201816122464A US10432392B1 US 10432392 B1 US10432392 B1 US 10432392B1 US 201816122464 A US201816122464 A US 201816122464A US 10432392 B1 US10432392 B1 US 10432392B1
- Authority
- US
- United States
- Prior art keywords
- frame synchronization
- correlation value
- received signal
- signal
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims abstract description 32
- 238000004891 communication Methods 0.000 title claims description 15
- 238000001514 detection method Methods 0.000 claims abstract description 10
- 230000008569 process Effects 0.000 claims description 5
- 238000006243 chemical reaction Methods 0.000 claims description 2
- 230000001360 synchronised effect Effects 0.000 claims description 2
- 230000002123 temporal effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 10
- 230000005540 biological transmission Effects 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 230000007423 decrease Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 108010076504 Protein Sorting Signals Proteins 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
- H04L7/042—Detectors therefor, e.g. correlators, state machines
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B17/00—Monitoring; Testing
- H04B17/30—Monitoring; Testing of propagation channels
- H04B17/309—Measuring or estimating channel quality parameters
- H04B17/336—Signal-to-interference ratio [SIR] or carrier-to-interference ratio [CIR]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0079—Receiver details
- H04L7/0087—Preprocessing of received signal for synchronisation, e.g. by code conversion, pulse generation or edge detection
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0072—Error control for data other than payload data, e.g. control data
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/048—Speed or phase control by synchronisation signals using the properties of error detecting or error correcting codes, e.g. parity as synchronisation signal
Definitions
- An embodiment herein relates generally to a frame synchronization method, a processor, and a communication apparatus.
- a reference signal is added to a head of the information signal.
- the reference signal is a signal sequence having a predetermined signal pattern.
- the receiving apparatus calculates a cross correlation value between the received signal and the signal pattern of the reference signal which is known. By detecting timing of a peak of the calculated cross correlation value, start timing of the information signal is specified.
- both a reference signal of a preamble and a reference signal of an access address are added to a head of a communication signal that is transmitted.
- the preamble is a signal pattern in which “0” and “1” are repeated alternately, and is used to detect timing in bit (symbol) units.
- the access address (synchronization word) is a random value assigned for each connection between the transmission apparatus and the receiving apparatus, and is used to detect timing in frame units.
- a point at which the cross correlation value between the access address and the known reference signal exceeds a detection threshold has been regarded as a frame synchronization point.
- an access address cross correlation value in a certain side lobe may exceed the detection threshold before the synchronization point which is a true synchronization point (or a correct point).
- FIG. 1 is a schematic block diagram showing an example of a configuration of a receiving apparatus which is used for a frame synchronization method according to an embodiment
- FIG. 2 is a diagram for explaining an example of a relationship between a maximum preamble correlation value and a C/N ratio
- FIG. 3 is a diagram for explaining a method for detecting a frame synchronization point using an access address correlation value
- FIG. 4 is a diagram showing an example of a structure of a frame of a received signal.
- FIG. 5 is a flowchart for explaining an example of the frame synchronization method according to the embodiment.
- FIG. 6 is a schematic block diagram showing an example of a communication apparatus according to the embodiment.
- a frame synchronization method of an embodiment includes comparing a first reference signal arranged at a predetermined position in a received signal with a first known signal pattern to calculate a maximum value of a first cross correlation value, using the maximum value of the first cross correlation value to estimate a C/N ratio of the received signal, and setting a correlation threshold for frame synchronization detection according to the estimated C/N ratio.
- the frame synchronization method further includes comparing a second reference signal for frame synchronization arranged at a predetermined position in the received signal with a second known signal pattern, calculating a second cross correlation value according to the comparison of the second reference signal with the second known signal pattern, and detecting timing at which the second cross correlation value first exceeds the set a correlation threshold as a frame synchronization point.
- FIG. 1 is a schematic block diagram showing an example of a configuration of a receiving apparatus which is used for a frame synchronization method according to the present embodiment.
- the receiving apparatus has a preamble correlation circuit 1 , a C/N estimation circuit 2 , a frame correlation circuit 3 , and a buffer 4 .
- the preamble correlation circuit 1 , the C/N estimation circuit 2 , and the frame correlation circuit 3 are included in a processor 10 and respective processing of those circuits 1 , 2 , and 3 are executed as a part of functions of the processor 10 .
- the preamble correlation circuit 1 calculates a cross correlation value (preamble cross correlation value) between a preamble (first reference signal) of a head of a received signal (received data) and a comparison signal which is a known preamble.
- a maximum value of the preamble cross correlation value being a first cross correlation value is calculated, and is outputted to the C/N estimation circuit 2 .
- the received signal used to calculate the preamble cross correlation value is outputted to the frame correlation circuit 3 as it is.
- the preamble correlation circuit 1 multiplies the received signal A(nT) and the comparison signal B(nT) for each bit, and adds the results. More specifically, respective bits of the comparison signal B(nT) composed of a bit string of Bn, Bn ⁇ 1, Bn ⁇ 2, . . . B1 are multiplied by A(nT), A((n ⁇ 1)T), A((n ⁇ 2)T), . . . , A(T) being respective bits of the received signal A(nT). By adding the multiplication values, the preamble cross correlation value is obtained.
- the maximum value of the preamble cross correlation value calculated during a predetermined time period set in advance is inputted to the C/N estimation circuit 2 .
- a relationship between a C/N ratio of a received signal and a maximum value of a preamble cross correlation value is registered in advance in the C/N estimation circuit 2 .
- FIG. 2 is a diagram for explaining an example of a relationship between a maximum preamble correlation value and a C/N ratio.
- the maximum preamble correlation value increases.
- the maximum preamble correlation value decreases in an area where the C/N ratio is low.
- a correspondence relationship between the C/N ratio and the maximum preamble correlation value obtained by previous measurement or the like is stored in advance in an unshown memory or the like of the C/N estimation circuit 2 .
- the C/N estimation circuit 2 collates the inputted maximum value of the preamble cross correlation value with the registered relationship between the C/N ratio of the received signal and the maximum value of the preamble cross correlation value to estimate the C/N ratio of the received signal. For example, when the maximum preamble correlation value and the C/N ratio are in the correspondence relationship shown in FIG. 2 , the C/N ratio is estimated as 3 dB if the maximum value of the preamble cross correlation value inputted from the preamble correlation circuit 1 is 80%. The C/N ratio estimated based on the maximum value of the preamble cross correlation value is inputted to the frame correlation circuit 3 .
- the frame correlation circuit 3 calculates a correlation value (access address correlation value) between an access address (second reference signal) added subsequently to the preamble in the received signal and a comparison signal being a known access address. Timing at which the access address correlation value being a second cross correlation value becomes equal to or greater than a predetermined correlation threshold (frame correlation threshold) is determined as a frame synchronization point, and is outputted to the buffer 4 being a synchronization circuit.
- a predetermined correlation threshold predetermined correlation threshold
- FIG. 3 is a diagram for explaining a method for detecting a frame synchronization point using an access address correlation value.
- a time waveform of the access address correlation value is as shown in FIG. 3 . That is, the time waveform has the frame synchronization point (a main lobe) and side lobes of which a plurality of peaks appear on both sides of the frame synchronization point.
- a level of the access address correlation value depends on the C/N ratio of the received signal. That is, as the C/N ratio of the received signal becomes larger and quality of the received signal becomes higher, the access address correlation value has a larger value. On the other hand, as the C/N ratio becomes smaller and quality of the received signal becomes lower, the access address correlation value has a smaller value.
- the frame correlation threshold is set according to the access address correlation value by assuming the C/N ratio being small, without considering the C/N ratio of the received signal. For example, the frame correlation threshold is set to a value which is smaller than a value of the main lobe and which is larger than a value of the side lobe when the C/N ratio is 0 dB.
- the frame correlation circuit 3 erroneously detects the frame synchronization point when the value of the side lobe is larger than the frame correlation threshold because first timing at which the access address correlation value exceeds the frame correlation threshold is determined as a synchronization point.
- the frame correlation threshold used in the frame correlation circuit 3 is adjusted according to the C/N ratio of the received signal estimated in the C/N estimation circuit 2 .
- two kinds of thresholds are set in advance which are a low frame correlation threshold used for a received signal with a C/N ratio smaller than 3 dB and a high frame correlation threshold used for a received signal with a C/N ratio equal to or greater than 3 dB, and which of the thresholds to use is selected according to the C/N ratio inputted from the C/N estimation circuit 2 .
- the low frame correlation threshold ThA′ is set to 300
- the high frame correlation threshold ThA is set to 500, for example.
- the C/N ratio of the received signal is 20 dB for example, and a signal with high quality is inputted
- the low frame correlation threshold ThA′ is used to determine the frame synchronization point
- an access address correlation value at a time Fs' is erroneously detected as the frame synchronization point, since a side lobe one before a main lobe which is a true synchronization point also has an access address correlation value over 300.
- the frame correlation circuit 3 outputs the detected frame synchronization point to the buffer 4 .
- the buffer 4 performs a frame synchronization process of the received signal using the inputted synchronization point to output a synchronized signal.
- the preamble is used for gain adjustment, synchronization in symbol units, or the like.
- the preamble is composed of a data sequence of 80 bits obtained by repeating ten times a pattern of 8 bits of “00111100” which is generated by fourfold diffusing patterns of “0” and “1” to “0011” and “1100”.
- the access address is a random value assigned for each connection between two devices.
- the access address is an identifier for distinguishing to which connection the frame belongs, and is used for synchronization in frame units.
- the access address is composed of a data sequence of 256 bits generated by performing convolutional encoding of data of 32 bits indicating the identifier, and fourfold diffusing “0” to “0011” and “1” to “1100” similarly to the preamble. That is, patterns of “0011” and “1100” frequently appears in the access address.
- FIG. 5 is a flowchart for explaining an example of the frame synchronization method according to the present embodiment.
- the maximum preamble correlation value is acquired in the preamble correlation circuit 1 (S 1 ).
- a correlation length of the received signal is set to the bit length of the preamble.
- the C/N ratio of the received signal is estimated in the C/N estimation circuit 2 (S 2 ). More specifically, the maximum value of the preamble cross correlation value acquired in the preamble correlation circuit 1 is collated with a registered relationship between the C/N ratio of the received signal and the maximum value of the preamble cross correlation value to estimate the C/N ratio of the received signal.
- the estimated C/N ratio is compared with a preset C/N threshold (S 3 ).
- a preset C/N threshold S 3
- a low frame correlation threshold is set in the frame correlation threshold used in the frame correlation circuit 3 (S 4 ).
- a high frame correlation threshold is set in the frame correlation threshold used in the frame correlation circuit 3 (S 5 ).
- the frame correlation circuit 3 calculates the access address correlation value between the access address signal added to the received signal and the comparison signal being the known access address signal. Timing of first becoming equal to or greater than the frame correlation threshold in the access address correlation value is extracted as the frame synchronization point, and is outputted to the buffer 4 (S 6 ).
- the access address correlation value of the side lobe takes a value close to the access address correlation value of the main lobe being the true frame synchronization point. Therefore, when the C/N ratio gets higher and the access address correlation value of the main lobe gets higher, the access address correlation value of the side lobe also has a higher value.
- the threshold When the frame synchronization point is detected using a threshold capable of detecting the access address correlation value of the main lobe in a case of a low C/N ratio for the received signal in such a frame format, the threshold has a lower value than the access address correlation value of the side lobe when the C/N ratio of the received signal is high, so that there is a very high possibility that the side lobe is erroneously detected as the frame synchronization point.
- the frame correlation threshold is changed based on the C/N ratio, it is possible to prevent the side lobe from being erroneously detected as the frame synchronization point even for a received signal with a high C/N ratio.
- the C/N ratio of the received signal is estimated based on the maximum preamble correlation value.
- the frame correlation threshold is set according to the estimated C/N ratio, and timing at which the access address correlation value exceeds the frame correlation threshold is detected as the frame synchronization point.
- thresholds which are the low frame correlation threshold used for a received signal with a C/N ratio smaller than 3 dB and the high frame correlation threshold used for a received signal with a C/N ratio equal to or greater than 3 dB are set in advance in the above description, three or more kinds of frame correlation thresholds may be set. It is also possible to register in advance as a function of a C/N ratio, and when an estimated C/N ratio is inputted, to calculate a corresponding frame correlation threshold.
- the C/N ratio at which the low frame correlation threshold and the high frame correlation threshold are switched is not limited to 3 dB, and may be a value equal to or greater than 3 dB or a value equal to or smaller than 3 dB as long as being a predefined value.
- the frame correlation threshold instead of determining the frame correlation threshold using the estimated C/N ratio, it is also possible to determine the frame correlation threshold using the maximum preamble correlation value. For example, it is also possible to use the high frame correlation threshold for the received signal when the maximum preamble correlation value is equal to or greater than 80%, and use the low frame correlation threshold when the maximum preamble correlation value is smaller than 80%. Note that the maximum preamble correlation value at which the low frame correlation threshold and the high frame correlation threshold are switched is not limited to 80%, and may be a value equal to or greater than 80% or a value equal to or smaller than 80% as long as being a predefined value.
- the frame correlation threshold is changed according to the maximum preamble correlation value, similarly to the case of using the C/N ratio, three or more kinds of frame correlation thresholds may be set, and when the maximum preamble correlation value is inputted, a corresponding frame correlation threshold may be calculated.
- the preamble cross correlation value is calculated each time the received signal is read by one bit.
- the preamble cross correlation value becomes a maximum value at a time point when the data sequence composing the preamble has been completely read. Accordingly, when a preamble of 80 bits is used and a signal of one bit is read per clock, 80 clocks are required from start of reading of the received signal until acquisition of the maximum preamble correlation value. That is, in the above method, when the data length of the preamble is long, a time period for calculating the maximum preamble correlation value is also long, so that processing speed of the received signal decreases.
- the estimated maximum preamble correlation value may be used to estimate the C/N ratio.
- the frame synchronization method according to the present embodiment is applicable to frame synchronization of a radio signal received by a communication apparatus 100 configured to perform radio signal communication, for example.
- description will be made on the communication apparatus 100 using the frame synchronization method according to the present embodiment.
- FIG. 6 is a schematic block diagram showing an example of the communication apparatus 100 according to the present embodiment.
- the communication apparatus 100 includes an antenna 5 that is capable of receiving a radio signal, in addition to the respective constituent elements in the receiving apparatus shown in FIG. 1 .
- the communication apparatus 100 converts an analog radio signal received from the antenna 5 into a digital received signal by an A/D conversion section, etc., not shown.
- the received signal is inputted to the processor 10 , and a frame synchronization point is detected.
- the received signal is also inputted to the buffer 4 .
- the buffer 4 performs synchronization process of the received signal using the frame synchronization point detected by the processor 10 .
- the detection accuracy of the frame synchronization point can be improved by using the above-described frame synchronization method.
Abstract
Description
Claims (10)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018052483A JP2019165377A (en) | 2018-03-20 | 2018-03-20 | Frame synchronization method |
JP2018-052483 | 2018-03-20 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20190296889A1 US20190296889A1 (en) | 2019-09-26 |
US10432392B1 true US10432392B1 (en) | 2019-10-01 |
Family
ID=67984329
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/122,464 Expired - Fee Related US10432392B1 (en) | 2018-03-20 | 2018-09-05 | Frame synchronization method, processor, and communication apparatus |
Country Status (2)
Country | Link |
---|---|
US (1) | US10432392B1 (en) |
JP (1) | JP2019165377A (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2022060000A (en) * | 2020-10-02 | 2022-04-14 | ソニーセミコンダクタソリューションズ株式会社 | Communication apparatus, communication method, communication system, and program |
WO2022194918A1 (en) * | 2021-03-16 | 2022-09-22 | Telefonaktiebolaget Lm Ericsson (Publ) | Transmitting data or determining a frequency and timing estimate of a received signal |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6526107B1 (en) * | 1997-11-19 | 2003-02-25 | Kabushiki Kaisha Kenwood | Synchronization acquiring circuit |
US20070217524A1 (en) * | 2006-03-16 | 2007-09-20 | Dong Wang | Frame timing synchronization for orthogonal frequency division multiplexing (OFDM) |
US7778363B2 (en) | 2006-03-08 | 2010-08-17 | Nec Electronics Corporation | Synchronization timing detecting apparatus, receiving apparatus, and synchronization timing detecting method |
US20110007858A1 (en) * | 2009-07-09 | 2011-01-13 | Dora S.P.A. | Method of detecting a frame synchronization pattern or unique word in a received digital signal |
JP4842159B2 (en) | 2007-01-25 | 2011-12-21 | 富士通株式会社 | Frame synchronization apparatus, OFDM transmission / reception apparatus, and frame synchronization method |
JP4850735B2 (en) | 2007-01-30 | 2012-01-11 | 京セラ株式会社 | Wireless communication terminal and frame synchronization method |
US20140254562A1 (en) * | 2013-03-11 | 2014-09-11 | Samsung Electronics Co. Ltd. | Method and apparatus for acquiring synchronization in code division multiple access system |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3686538B2 (en) * | 1998-10-07 | 2005-08-24 | 松下電器産業株式会社 | Receiver |
JP2002051016A (en) * | 2000-08-03 | 2002-02-15 | Mitsubishi Electric Corp | Wireless receiver |
US20030179813A1 (en) * | 2001-04-16 | 2003-09-25 | Minori Morita | Frame synchronization apparatus and frame synchronization method |
JP3835800B2 (en) * | 2002-02-08 | 2006-10-18 | 株式会社東芝 | Reception frame synchronization method and reception apparatus |
JP3795885B2 (en) * | 2003-11-19 | 2006-07-12 | 株式会社東芝 | Reception device and reception control method |
JP2006148276A (en) * | 2004-11-17 | 2006-06-08 | Hitachi Kokusai Electric Inc | Method for detecting uw signal |
JP4814759B2 (en) * | 2006-11-09 | 2011-11-16 | 三菱電機株式会社 | Line quality measuring device, base station and terminal |
JP5343439B2 (en) * | 2008-07-31 | 2013-11-13 | アイコム株式会社 | Frame synchronization detection circuit and FSK receiver using the same |
US8665691B2 (en) * | 2009-02-05 | 2014-03-04 | Sony Corporation | Frame and data pattern structure for multi-carrier systems |
-
2018
- 2018-03-20 JP JP2018052483A patent/JP2019165377A/en active Pending
- 2018-09-05 US US16/122,464 patent/US10432392B1/en not_active Expired - Fee Related
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6526107B1 (en) * | 1997-11-19 | 2003-02-25 | Kabushiki Kaisha Kenwood | Synchronization acquiring circuit |
US7778363B2 (en) | 2006-03-08 | 2010-08-17 | Nec Electronics Corporation | Synchronization timing detecting apparatus, receiving apparatus, and synchronization timing detecting method |
US20100303179A1 (en) | 2006-03-08 | 2010-12-02 | Nec Electronics Corporation | Synchronization timing detecting apparatus, receiving apparatus, and synchronization timing detecting method |
JP4837403B2 (en) | 2006-03-08 | 2011-12-14 | ルネサスエレクトロニクス株式会社 | Synchronization timing detection device, reception device, and synchronization timing detection method |
US20070217524A1 (en) * | 2006-03-16 | 2007-09-20 | Dong Wang | Frame timing synchronization for orthogonal frequency division multiplexing (OFDM) |
JP4842159B2 (en) | 2007-01-25 | 2011-12-21 | 富士通株式会社 | Frame synchronization apparatus, OFDM transmission / reception apparatus, and frame synchronization method |
JP4850735B2 (en) | 2007-01-30 | 2012-01-11 | 京セラ株式会社 | Wireless communication terminal and frame synchronization method |
US20110007858A1 (en) * | 2009-07-09 | 2011-01-13 | Dora S.P.A. | Method of detecting a frame synchronization pattern or unique word in a received digital signal |
US20140254562A1 (en) * | 2013-03-11 | 2014-09-11 | Samsung Electronics Co. Ltd. | Method and apparatus for acquiring synchronization in code division multiple access system |
Also Published As
Publication number | Publication date |
---|---|
US20190296889A1 (en) | 2019-09-26 |
JP2019165377A (en) | 2019-09-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950006702B1 (en) | Bit error rate detection | |
US10432392B1 (en) | Frame synchronization method, processor, and communication apparatus | |
CN111181687B (en) | Frame header detection method, device, terminal and storage medium based on DVB-S2 system | |
JP4324222B2 (en) | Apparatus and method for determining maximum correlation point | |
EP2281359A1 (en) | Improved clock recovery of serial data signal | |
US8306173B2 (en) | Clock regeneration circuit | |
KR101357859B1 (en) | Apparatus and method for cycle prefix length detecton in mobile communication system | |
CN110381005B (en) | Method, device, equipment and medium for detecting correlation peak of preamble in power line communication | |
US11057855B2 (en) | Method of detecting access address of Bluetooth signal to which channel coding is applied and Bluetooth apparatus thereof | |
US10462268B2 (en) | Data transmitting/receiving apparatus and data transmitting/receiving method | |
RU167430U1 (en) | A device for estimating the probability of error per bit for signals with eight-position phase modulation by four-position signals | |
CN101938332A (en) | Method and device for synchronizing blocks and frames | |
US7558355B2 (en) | Syncword detecting circuit and a baseband signal receiving circuit | |
RU175190U1 (en) | DEVICE FOR ASSESSING THE PROBABILITY OF ERROR BY BIT FOR SIGNALS WITH SIXTEEN POSITION PHASE MODULATION BY TWO POSITION SIGNALS | |
US20090161735A1 (en) | Direct sequence spread spectrum device and method for communication therewith | |
EP0880248A1 (en) | Circuit for detecting synchronizing signal in frame synchronization data transmission | |
US7903004B2 (en) | Decoding apparatus and method | |
JP5508922B2 (en) | System and method for frame synchronization | |
CN108234075B (en) | Power optimization mechanism for framers by using serial comparisons in frame alignment processing | |
JPH03173236A (en) | Correlation pulse generating circuit | |
US9479148B2 (en) | Serial data signal edge detection | |
US6600793B1 (en) | Minimal overhead early late timing recovery | |
JP2012109894A (en) | Receiver circuit | |
JP4320414B2 (en) | Code determination apparatus, method thereof, and program | |
JPS648942B2 (en) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:OSHIRO, MASAYOSHI;SEKI, TAKASHI;REEL/FRAME:047168/0798 Effective date: 20180926 Owner name: TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION, Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:OSHIRO, MASAYOSHI;SEKI, TAKASHI;REEL/FRAME:047168/0798 Effective date: 20180926 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20231001 |