UA90766C2 - Software/hardware intreface controller - Google Patents

Software/hardware intreface controller

Info

Publication number
UA90766C2
UA90766C2 UAA200806604A UAA200806604A UA90766C2 UA 90766 C2 UA90766 C2 UA 90766C2 UA A200806604 A UAA200806604 A UA A200806604A UA A200806604 A UAA200806604 A UA A200806604A UA 90766 C2 UA90766 C2 UA 90766C2
Authority
UA
Ukraine
Prior art keywords
software
interface controller
hardware
logic array
programmed
Prior art date
Application number
UAA200806604A
Other languages
Russian (ru)
Ukrainian (uk)
Inventor
Игорь Мирославович Майкив
Роман Владимирович Кочан
Владимир Владимирович Кочан
Original Assignee
Игорь Мирославович Майкив
Роман Владимирович Кочан
Владимир Владимирович Кочан
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Игорь Мирославович Майкив, Роман Владимирович Кочан, Владимир Владимирович Кочан filed Critical Игорь Мирославович Майкив
Priority to UAA200806604A priority Critical patent/UA90766C2/en
Publication of UA90766C2 publication Critical patent/UA90766C2/en

Links

Abstract

The invention relates to the field of computation engineering, especially, distributed intelligence-system (resources), in particular process control system, information and measuring systems. The software/hardware interface controller, at the expense of that in a programmed logic array (PLA) being a part of interface controller there is a circuit including three flip-flops, a message head detector and in-series connected two frequency dividers of a microcontroller impulse generator, a time quantum counter and a shift register allows minimizing software and programmed costs realizing a generalized serial interface controller based on the programmed logic array.
UAA200806604A 2008-05-15 2008-05-15 Software/hardware intreface controller UA90766C2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
UAA200806604A UA90766C2 (en) 2008-05-15 2008-05-15 Software/hardware intreface controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
UAA200806604A UA90766C2 (en) 2008-05-15 2008-05-15 Software/hardware intreface controller

Publications (1)

Publication Number Publication Date
UA90766C2 true UA90766C2 (en) 2010-05-25

Family

ID=50689285

Family Applications (1)

Application Number Title Priority Date Filing Date
UAA200806604A UA90766C2 (en) 2008-05-15 2008-05-15 Software/hardware intreface controller

Country Status (1)

Country Link
UA (1) UA90766C2 (en)

Similar Documents

Publication Publication Date Title
MX2015011754A (en) A communication system, lighting system and method of transmitting information.
JP2011071995A5 (en) Counter circuit
JP2013118033A5 (en)
US10067550B2 (en) Multi-phase clock method and circuit for dynamic power control in a data processing pipeline
JP2020119313A (en) Random number generator, semiconductor device, and program
US8558589B2 (en) Fully digital method for generating sub clock division and clock waves
TWI577114B (en) Pulse width modulation generator and method for generating pulse width modulation signals having extended phase offset
WO2016041278A1 (en) Dynamic clock switching method and apparatus as well as computer readable medium
WO2018089121A3 (en) Frequency divider with selectable frequency and duty cycle
US20140237013A1 (en) Pseudo-random bit sequence generator
WO2013110613A1 (en) Modulated clock synchronizer
UA90766C2 (en) Software/hardware intreface controller
US8588341B2 (en) Data transfer circuit and data transfer method for clock domain crossing
Yang et al. Design and analysis of clock fault injection for aes
KR20190021635A (en) Parallel Processing Method and Parallelization System for High Speed Stream Cipher Implementation
EP2709015B1 (en) Logic circuit and control apparatus using the same
US8335277B2 (en) Method and apparatus for checking asynchronous transmission of control signals
RU2505850C2 (en) Methods of performing elementary computational operations and apparatus for realising said methods
TWI552528B (en) Clock generating device
CN102467097A (en) Peripheral control unit and peripheral control circuit
RU2013114344A (en) METHOD AND DEVICE FOR ADDING BINARY CODES
WO2014132843A1 (en) Signal processing apparatus and signal processing method
Kumar et al. Two Way Clock Scheme In Pipeline To Minimize The Clock Skew
KR20120042015A (en) Asynchronous pipeline system, stage and the data transfer mechanism
Campbell et al. Scicos Formalism