TWM630503U - High stability power supply circuit, power management chip and information processing device - Google Patents

High stability power supply circuit, power management chip and information processing device Download PDF

Info

Publication number
TWM630503U
TWM630503U TW111204717U TW111204717U TWM630503U TW M630503 U TWM630503 U TW M630503U TW 111204717 U TW111204717 U TW 111204717U TW 111204717 U TW111204717 U TW 111204717U TW M630503 U TWM630503 U TW M630503U
Authority
TW
Taiwan
Prior art keywords
voltage output
coupled
power supply
resistance
supply circuit
Prior art date
Application number
TW111204717U
Other languages
Chinese (zh)
Inventor
李偉江
李卓
Original Assignee
大陸商北京集創北方科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 大陸商北京集創北方科技股份有限公司 filed Critical 大陸商北京集創北方科技股份有限公司
Priority to TW111204717U priority Critical patent/TWM630503U/en
Publication of TWM630503U publication Critical patent/TWM630503U/en

Links

Images

Landscapes

  • Credit Cards Or The Like (AREA)

Abstract

本新型主要揭示具高穩定性的一種供電電路,其具有至少一低壓差線性穩壓器以及耦接所述低壓差線性穩壓器之一電壓輸出端的一電壓輸出腳位。此供電電路進一步具有一電阻可調單元以及一控制單元,該電阻可調單元耦接該電壓輸出端和該電壓輸出腳位之間,且依據該控制單元的一控制信號而改變其電阻值。在一外部電容耦接至該電壓輸出腳位之後,該電阻可調單元與該電壓輸出腳位和該外部電容之間的一線路電阻係構成一等效電阻。依此設計,即使供電電路被應用在不同的電子產品之中而使該線路電阻的電阻值於0.1歐姆至0.9歐姆之間變化,該等效電阻的電阻值仍舊可以被控制在0.9歐姆至1.1歐姆之間,從而能夠確保負回授環路的穩定性以及保證輸出電壓信號不出現毛刺。 The present invention mainly discloses a power supply circuit with high stability, which has at least one low dropout linear regulator and a voltage output pin coupled to a voltage output end of the low dropout linear regulator. The power supply circuit further has a resistance adjustable unit and a control unit, the resistance adjustable unit is coupled between the voltage output terminal and the voltage output pin, and changes its resistance value according to a control signal of the control unit. After an external capacitor is coupled to the voltage output pin, the resistance adjustable unit and a line resistance between the voltage output pin and the external capacitor form an equivalent resistance. According to this design, even if the power supply circuit is used in different electronic products and the resistance value of the line resistance varies between 0.1 ohm and 0.9 ohm, the resistance value of the equivalent resistance can still be controlled between 0.9 ohm and 1.1 ohm. between ohms, so as to ensure the stability of the negative feedback loop and ensure that the output voltage signal does not appear glitches.

Description

高穩定性供電電路、電源管理晶片及資訊處理裝置High stability power supply circuit, power management chip and information processing device

本創作係關於電子電路之技術領域,尤指用於實現資訊處理裝置之電源管理的一種高穩定性供電電路。This creation relates to the technical field of electronic circuits, especially to a high-stability power supply circuit for realizing power management of information processing devices.

應知道,電子產品包含一電源供應裝置(例如:鋰電池),用以提供適合的驅動電源至內部的各種晶片及電子元件。然而,由於不同晶片及電子元件所需驅動電源(即,工作電壓)會有所差異,因此,現有的電子產品同時包含一電源管理晶片,用以將鋰電池輸出的電源進行一電源轉換處理後,接著提供適合的驅動電源至對應的晶片及電子元件。It should be known that an electronic product includes a power supply device (eg, a lithium battery) for providing suitable driving power to various chips and electronic components inside. However, since the driving power (ie, operating voltage) required by different chips and electronic components will be different, the existing electronic products also include a power management chip for converting the power output from the lithium battery after a power conversion process. , and then provide suitable driving power to the corresponding chips and electronic components.

圖1顯示習知的一種智慧型手機之顯示裝置的架構圖。目前,智慧型手機的顯示螢幕已朝向全屏設計發展,使得包含閘極驅動電路與源極驅動電路的顯示驅動晶片1a以及包含至少一個低壓差線性穩壓器(Low-dropout regulator, LDO)的供電晶片3a必須透過COF技術與顯示面板4a進行整合。其中,COF為薄膜覆晶封裝(Chip On Film),用以將顯示驅動晶片1a和供電晶片3a整合在一COF電路板5a之上。進一步地,如圖1所示,所述COF電路板5a耦接一軟性電路板(Flexible printed circuit, FPC)6a,從而透過該軟性電路板6a和智慧型手機內部的主板耦接。FIG. 1 shows a structure diagram of a conventional display device of a smart phone. At present, the display screen of the smart phone has been developed towards a full-screen design, so that the display driver chip 1a including the gate driver circuit and the source driver circuit and the power supply including at least one low-dropout regulator (LDO) The chip 3a must be integrated with the display panel 4a by COF technology. The COF is Chip On Film, which is used to integrate the display driver chip 1a and the power supply chip 3a on a COF circuit board 5a. Further, as shown in FIG. 1 , the COF circuit board 5a is coupled to a flexible printed circuit (FPC) 6a, so as to be coupled to the main board inside the smartphone through the flexible printed circuit 6a.

圖2顯示習知的包含至少一低壓差線性穩壓器的供電晶片3a的電路拓樸結構圖。如圖2所示,該供電晶片3a包含至少一個低壓差線性穩壓器30a,其中該低壓差線性穩壓器30a包括:一運算放大器31a、一P型MOS電晶體32a、包含一第一分壓電阻R1a和一第二分壓電阻R2a的一回授單元、以及一輸出電阻R3a。值得注意的是,應用此供電晶片3a時,通常會在該供電晶片3a的一電壓輸出腳位33a串接一外部電容C La,且該外部電容C La和該電壓輸出腳位33a之間具有一線路電阻R4a。此時,該低壓差線性穩壓器的輸出電壓V Y=V REF*(R 1a+R 2a)/R 2a。熟悉智慧型手機之設計與製作的電子工程師應當知道,外部電容C La的電容值約為1μF,其本身具有的等效串聯電阻(equivalent series resistor, ESR)可以對所述低壓差線性穩壓器30a執行頻率補償。可惜的是,外部電容C La的ESR值無法精確的控制,例如:陶瓷電容具有較低的ESR約為10mΩ,而鉭質電容的ESR約為100mΩ。此外,當應用在不同的電子產品之中時,如平板電腦,所述供電晶片3a的封裝方式也會有所差異,導致該供電晶片3a的電壓輸出腳位33a至該外部電容C La之間的線路電阻R4a之阻值也會跟著出現變化,變化範圍約為0.1~1Ω。 FIG. 2 shows a circuit topology diagram of a conventional power supply chip 3a including at least one low dropout linear regulator. As shown in FIG. 2, the power supply chip 3a includes at least one low-dropout linear regulator 30a, wherein the low-dropout linear regulator 30a includes: an operational amplifier 31a, a P-type MOS transistor 32a, including a first A feedback unit of a piezoresistor R1a and a second piezoresistor R2a, and an output resistor R3a. It is worth noting that, when the power supply chip 3a is applied, an external capacitor C La is usually connected in series with a voltage output pin 33a of the power supply chip 3a, and there is an external capacitor C La and the voltage output pin 33a between the external capacitor C La and the voltage output pin 33a. A line resistance R4a. At this time, the output voltage of the low dropout linear regulator V Y =V REF *(R 1a +R 2a )/R 2a . Electronic engineers who are familiar with the design and manufacture of smart phones should know that the capacitance value of the external capacitor C La is about 1 μF, and its own equivalent series resistance (ESR) can affect the low dropout linear regulator. 30a performs frequency compensation. Unfortunately, the ESR value of the external capacitor C La cannot be precisely controlled. For example, ceramic capacitors have a low ESR of about 10mΩ, while tantalum capacitors have an ESR of about 100mΩ. In addition, when applied to different electronic products, such as tablet computers, the packaging method of the power supply chip 3a will also be different, resulting in the voltage output pin 33a of the power supply chip 3a to the external capacitor C La . The resistance value of the line resistance R4a will also change accordingly, and the change range is about 0.1~1Ω.

因此,為了穩定該低壓差線性穩壓器30a的輸出電壓V Y,需要確保該運算放大器31a之負回授環路的穩定。圖2顯示運算放大器31a之負回授環路的複數平面(complex plane)圖。其中,圖1所標示之Y點對應於圖2所標示之主極點p1,X點對應於次極點p2,且輸出電阻R3a、線路電阻R4a以及外部電容C La在複數平面的左半平面形成一個零點z1。因此,零點z1可係用下式(a)計算而得。

Figure 02_image001
………………………(a) Therefore, in order to stabilize the output voltage V Y of the low dropout linear regulator 30a, it is necessary to ensure the stability of the negative feedback loop of the operational amplifier 31a. FIG. 2 shows a complex plane diagram of the negative feedback loop of operational amplifier 31a. Among them, the Y point marked in Figure 1 corresponds to the main pole p1 marked in Figure 2, the X point corresponds to the secondary pole p2, and the output resistance R3a, the line resistance R4a and the external capacitor C La form a left half plane of the complex plane. Zero point z1. Therefore, the zero point z1 can be calculated by the following formula (a).
Figure 02_image001
……………………(a)

圖3為圖2之具有至少一低壓差線性穩壓器的供電晶片3a的波德圖。其中,波德圖(Bode plot)之中的增益(gain)-頻率圖顯示,當R3a+R4a的阻值較小時,零點z1遠大於次極點p2,從而導致波德圖之中的相位(phase)-頻率圖顯示出相位裕度(phase margin, PM)小於45 o的現象。在此情況下,該供電晶片3a之相位裕度不足。 FIG. 3 is a Bode plot of the power supply chip 3a of FIG. 2 having at least one low dropout linear regulator. Among them, the gain-frequency diagram in the Bode plot shows that when the resistance value of R3a+R4a is small, the zero point z1 is much larger than the secondary pole p2, resulting in the phase in the Bode diagram ( phase) -frequency plot showing a phase margin (PM) of less than 45o. In this case, the phase margin of the power supply chip 3a is insufficient.

圖4顯示該供電晶片3a的輸出電壓V Y和一負載電流I load的工作時序圖。在實務操作方面,增加R3a+R4a的阻值是可以達成可接受的頻率補償從而提升該供電晶片3a的相位裕度。可惜的是,如圖4所示,當負載電流I load瞬間變大或變小時,由該供電晶片3a所輸出的輸出電壓V Y的信號上會出現毛刺,其中該毛刺的振幅和(R 3a+R 4a)*I load成相關。 FIG. 4 shows the operation timing diagram of the output voltage V Y and a load current I load of the power supply chip 3 a. In practical operation, increasing the resistance of R3a+R4a can achieve acceptable frequency compensation and improve the phase margin of the power supply chip 3a. Unfortunately, as shown in FIG. 4, when the load current I load increases or decreases instantaneously, a burr will appear on the signal of the output voltage V Y output by the power supply chip 3a, wherein the amplitude of the burr and (R 3a +R 4a )*I load is correlated.

由前述說明可知,由於該供電晶片3a會被應用至不同的電子產品之終,因此外部電容C La類型以及該供電晶片3a的電壓輸出腳位33a至該外部電容C La之間的線路電阻R 4a都會隨著改變,導致難以同時確保該運算放大器31a之負回授環路的穩定性以及保證該輸出電壓信號上不出現毛刺。 As can be seen from the above description, since the power supply chip 3a will be applied to different electronic products, the type of the external capacitor C La and the line resistance R between the voltage output pin 33a of the power supply chip 3a and the external capacitor C La 4a will be changed accordingly, making it difficult to simultaneously ensure the stability of the negative feedback loop of the operational amplifier 31a and ensure that no glitches appear on the output voltage signal.

由上述說明可知,本領域亟需一種高穩定性供電電路。It can be seen from the above description that there is an urgent need in the art for a power supply circuit with high stability.

本創作之主要目的在於提供一種高穩定性供電電路,其具有至少一低壓差線性穩壓器以及耦接所述低壓差線性穩壓器之一電壓輸出端的一電壓輸出腳位。此供電電路進一步具有一電阻可調單元以及一控制單元,該電阻可調單元耦接該電壓輸出端和該電壓輸出腳位之間,且依據該控制單元的一控制信號而改變其電阻值。在一外部電容耦接至該電壓輸出腳位之後,該電阻可調單元與該電壓輸出腳位和該外部電容之間的一線路電阻係構成一等效電阻。依此設計,即使供電電路被應用在不同的電子產品之中而使該線路電阻的電阻值於0.1歐姆至0.9歐姆之間變化,該等效電阻的電阻值仍舊可以被控制在0.9歐姆至1.1歐姆之間,從而能夠確保負回授環路的穩定性以及保證輸出電壓信號不出現毛刺。The main purpose of the present invention is to provide a high stability power supply circuit, which has at least one low dropout linear regulator and a voltage output pin coupled to a voltage output end of the low dropout linear regulator. The power supply circuit further has a resistance adjustable unit and a control unit, the resistance adjustable unit is coupled between the voltage output terminal and the voltage output pin, and changes its resistance value according to a control signal of the control unit. After an external capacitor is coupled to the voltage output pin, the resistance adjustable unit and a line resistance between the voltage output pin and the external capacitor form an equivalent resistance. According to this design, even if the power supply circuit is used in different electronic products and the resistance value of the line resistance varies between 0.1 ohm and 0.9 ohm, the resistance value of the equivalent resistance can still be controlled between 0.9 ohm and 1.1 ohm. between ohms, so as to ensure the stability of the negative feedback loop and ensure that the output voltage signal does not appear glitches.

為達成上述目的,本創作提出所述供電電路的一實施例,其具有至少一低壓差線性穩壓器以及耦接所述低壓差線性穩壓器之一電壓輸出端的一電壓輸出腳位;其特徵在於,所述供電電路進一步具有一電阻可調單元以及一控制單元,該電阻可調單元具有耦接該電壓輸出端的一第一端、耦接該電壓輸出腳位的一第二端和耦接該控制單元所傳送的一控制信號的一控制端。In order to achieve the above object, the present invention proposes an embodiment of the power supply circuit, which has at least one low dropout linear regulator and a voltage output pin coupled to a voltage output end of the low dropout linear regulator; which It is characterized in that the power supply circuit further has a resistance adjustable unit and a control unit, the resistance adjustable unit has a first end coupled to the voltage output terminal, a second end coupled to the voltage output pin, and a coupling A control terminal connected to a control signal sent by the control unit.

在一實施例中,在一外部電容耦接至該電壓輸出腳位之後,該電壓輸出腳位和該外部電容之間係具有一線路電阻,此時該電阻可調單元和該線路電阻一同構成一等效電阻。In one embodiment, after an external capacitor is coupled to the voltage output pin, there is a line resistance between the voltage output pin and the external capacitor. At this time, the resistance adjustable unit and the line resistance are formed together. an equivalent resistance.

在一實施例中,當所述線路電阻的電阻值於0.1歐姆至0.9歐姆之間變化時,該等效電阻之電阻值係對應地在0.9歐姆至1.1歐姆之間變化。In one embodiment, when the resistance value of the line resistor varies from 0.1 ohm to 0.9 ohm, the resistance value of the equivalent resistor varies from 0.9 ohm to 1.1 ohm correspondingly.

在一實施例中,該電阻可調單元包括選自於由P型MOSFET元件、N型MOSFET元件和由一P型MOSFET元件與一N型MOSFET元件對接而成的一CMOS單元所組成群組之中的一開關元件。In one embodiment, the adjustable resistance unit includes a group selected from the group consisting of a P-type MOSFET element, an N-type MOSFET element, and a CMOS unit formed by connecting a P-type MOSFET element and an N-type MOSFET element. a switching element in .

在另一實施例中,該控制單元為選自於由數位類比轉換器和寄存器所組成群組之中的一種功能性電子單元。In another embodiment, the control unit is a functional electronic unit selected from the group consisting of digital-to-analog converters and registers.

在一實施例中,該電阻可調單元包括:In one embodiment, the adjustable resistance unit includes:

一電阻元件,具有耦接該電壓輸出端的一第一端及耦接該電壓輸出腳位的一第二端;以及a resistive element having a first end coupled to the voltage output end and a second end coupled to the voltage output pin; and

一開關元件,具有一第一端、一第二端和一控制端,其中該第一端耦接該電壓輸出端、該第二端耦接該電壓輸出腳位,且該控制端耦接該控制單元所傳送的該控制信號。A switch element has a first end, a second end and a control end, wherein the first end is coupled to the voltage output end, the second end is coupled to the voltage output pin, and the control end is coupled to the voltage output pin The control signal transmitted by the control unit.

在另一實施例中,該電阻可調單元包括:In another embodiment, the adjustable resistance unit includes:

一電阻元件,具有耦接該電壓輸出端的一第一端及耦接該電壓輸出腳位的一第二端;以及a resistive element having a first end coupled to the voltage output end and a second end coupled to the voltage output pin; and

複數個開關元件,其中,各個所述開關元件皆具有一第一端、一第二端和一控制端,且各個所述開關元件皆以其所述第一端耦接該電壓輸出端、以其所述第二端耦接該電壓輸出腳位,且以其所述控制端耦接該控制單元所傳送的該控制信號。A plurality of switching elements, wherein each of the switching elements has a first terminal, a second terminal and a control terminal, and the first terminal of each of the switching elements is coupled to the voltage output terminal, so as to The second end is coupled to the voltage output pin, and the control end is coupled to the control signal sent by the control unit.

在又一實施例中,該電阻可調單元包括:In yet another embodiment, the adjustable resistance unit includes:

一第一開關元件,具有耦接該電壓輸出端的一第一端、耦接該電壓輸出腳位的一第二端以及耦接該控制單元所傳送的該控制信號的一控制端;以及a first switch element having a first end coupled to the voltage output end, a second end coupled to the voltage output pin, and a control end coupled to the control signal sent by the control unit; and

複數個第二開關元件,其中,各個所述第二開關元件皆具有一第一端、一第二端和一控制端,且各個所述第二開關元件皆以其所述第一端耦接該電壓輸出端、以其所述第二端耦接該電壓輸出腳位,且以其所述控制端耦接該控制單元所傳送的該控制信號。A plurality of second switching elements, wherein each of the second switching elements has a first terminal, a second terminal and a control terminal, and each of the second switching elements is coupled with its first terminal The voltage output terminal, the second terminal thereof is coupled to the voltage output pin, and the control terminal thereof is coupled to the control signal transmitted by the control unit.

本創作同時提供一種電源管理晶片,其特徵在於,該電源管理晶片包括如前所述本創作之供電電路。The present invention also provides a power management chip, characterized in that, the power management chip includes the power supply circuit of the present invention as described above.

本創作同時提供一種資訊處理裝置,其包含至少一如前所述本創作之電源管理晶片。在一實施例中,該資訊處理裝置是選自於由智慧型手機、智慧手錶、智慧手環、平板電腦、筆記型電腦、一體式電腦、門禁裝置、桌上型電腦、和工業電腦所組成群組之中的一種電子裝置。The present invention also provides an information processing device comprising at least one power management chip of the present invention as described above. In one embodiment, the information processing device is selected from the group consisting of smart phones, smart watches, smart bracelets, tablet computers, notebook computers, all-in-one computers, access control devices, desktop computers, and industrial computers. An electronic device in a group.

為使  貴審查委員能進一步瞭解本創作之結構、特徵、目的、與其優點,茲附以圖式及較佳具體實施例之詳細說明如後。In order to enable your reviewers to further understand the structure, features, purposes, and advantages of this creation, drawings and detailed descriptions of preferred specific embodiments are attached as follows.

本創作提出包含至少一低壓差線性穩壓器的一高穩定性供電電路。其特徵在於,本創作令該供電電路進一步具有一電阻可調單元以及一控制單元,該電阻可調單元耦接於所述低壓差線性穩壓器的電壓輸出端以及該供電電路的電壓輸出腳位之間。將此供電電路應用至不同的電子裝置之中時,可依據補償需求而將一外部電容耦接至該電壓輸出腳位,同時利用該控制單元調整該電阻可調單元的電阻值,使得該電壓輸出腳位和該外部電容之間的一線路(寄生)電阻與所述電阻可調單元一同構成一等效電阻。依此設計,即使供電電路被應用在不同的電子產品之中而使該線路電阻的電阻值於0.1歐姆至0.9歐姆之間變化,該等效電阻的電阻值仍舊可以被控制在0.9歐姆至1.1歐姆之間,從而能夠確保負回授環路的穩定性以及保證輸出電壓信號不出現毛刺。The present invention proposes a high stability power supply circuit including at least one low dropout linear voltage regulator. It is characterized in that, the present invention makes the power supply circuit further have a resistance adjustable unit and a control unit, the resistance adjustable unit is coupled to the voltage output end of the low dropout linear regulator and the voltage output pin of the power supply circuit between bits. When the power supply circuit is applied to different electronic devices, an external capacitor can be coupled to the voltage output pin according to compensation requirements, and the resistance value of the resistance adjustable unit can be adjusted by the control unit, so that the voltage A line (parasitic) resistance between the output pin and the external capacitor together with the resistance adjustable unit constitutes an equivalent resistance. According to this design, even if the power supply circuit is used in different electronic products and the resistance value of the line resistance varies between 0.1 ohm and 0.9 ohm, the resistance value of the equivalent resistance can still be controlled between 0.9 ohm and 1.1 ohm. between ohms, so as to ensure the stability of the negative feedback loop and ensure that the output voltage signal does not appear glitches.

圖5為本創作之一種高穩定性供電電路的電路拓樸結構圖。如圖5所示,該供電電路3包括至少一低壓差線性穩壓器(Low-dropout regulator, LDO)30,且該低壓差線性穩壓器30主要包括:一運算放大器31、一P型MOS電晶體32、以及包含一第一分壓電阻R1和一第二分壓電阻R2的一回授單元。本創作之該供電電路3主要包含於一電源管理晶片或一(直流)供電晶片之中,因此晶片本身會具有至少一電壓輸出腳位33。如圖5所示,本創作特別令該供電電路3進一步包含:一電阻可調單元34以及一控制單元35,其中,該電阻可調單元34具有耦接該電壓輸出端的一第一端、耦接該電壓輸出腳位33的一第二端、以及一控制端,且該控制單元35用以產生一控制信號傳送至該電阻可調單元34之所述控制端,從而調整、改變該電阻可調單元34之電阻值。FIG. 5 is a circuit topology structure diagram of a high-stability power supply circuit created by the present invention. As shown in FIG. 5 , the power supply circuit 3 includes at least one low-dropout linear regulator (LDO) 30 , and the low-dropout linear regulator 30 mainly includes: an operational amplifier 31 , a P-type MOS The transistor 32, and a feedback unit including a first voltage dividing resistor R1 and a second voltage dividing resistor R2. The power supply circuit 3 of the present invention is mainly included in a power management chip or a (DC) power supply chip, so the chip itself has at least one voltage output pin 33 . As shown in FIG. 5, the present invention specifically makes the power supply circuit 3 further include: a resistance adjustable unit 34 and a control unit 35, wherein the resistance adjustable unit 34 has a first end coupled to the voltage output end, a Connect to a second end of the voltage output pin 33 and a control end, and the control unit 35 is used to generate a control signal and transmit it to the control end of the resistance adjustable unit 34, so that the resistance can be adjusted or changed. The resistance value of the unit 34 is adjusted.

應用包含此供電電路3的電源管理晶片或供電晶片時,通常會在該電壓輸出腳位33串接一外部電容C L。應知道,當應用在不同的電子產品之中時,如智慧型手機、平板電腦、平面顯示器等,所述晶片封裝方式也會有所差異,導致該電壓輸出腳位33至該外部電容C L之間的一線路電阻R4的電阻值也會跟著出現變化,變化範圍約為0.1~0.9Ω。因此,可利用該控制單元35調整該電阻可調單元34之電阻值,使得該電阻可調單元34和該線路電阻R4的一等效電阻被控制在1歐姆左右。如此設置,即使在不同的應用中使得線路電阻R4的電阻值於0.1歐姆至0.9歐姆之間變化,該等效電阻的電阻值仍舊可以被控制0.8歐姆至1.2歐姆之間變化,甚至被控制在0.9歐姆至1.1歐姆之間變化。 When a power management chip or a power supply chip including the power supply circuit 3 is applied, an external capacitor CL is usually connected in series with the voltage output pin 33 . It should be known that when applied to different electronic products, such as smart phones, tablet computers, flat panel displays, etc., the chip packaging method will also be different, resulting in the voltage output pin 33 to the external capacitor CL The resistance value of a line resistance R4 between them will also change accordingly, and the change range is about 0.1~0.9Ω. Therefore, the resistance value of the adjustable resistance unit 34 can be adjusted by the control unit 35, so that an equivalent resistance of the adjustable resistance unit 34 and the line resistance R4 is controlled to be about 1 ohm. In this way, even if the resistance value of the line resistor R4 is changed between 0.1 ohm and 0.9 ohm in different applications, the resistance value of the equivalent resistor can still be controlled to vary between 0.8 ohm and 1.2 ohm, and even be controlled between 0.8 ohm and 1.2 ohm. Varies from 0.9 ohms to 1.1 ohms.

請重複參閱圖3和圖5,其中,圖5所標示之Y點對應於圖3所標示之主極點p1,X點則對應於次極點p2,且輸出電阻R3、線路電阻R4以及外部電容C L形成對應於圖3所標示之零點z1。圖6為圖5之具有至少一低壓差線性穩壓器的供電電路的波德圖。在實務操作方面,增加R3+R4的阻值是有機會達成可接受的頻率補償從而提升該低壓差線性穩壓器30的相位裕度(phase margin, PM)。可惜的是,如圖4所示,當負載電流I load瞬間變大或變小時,由該低壓差線性穩壓器30所輸出的輸出電壓的信號上會出現毛刺,其中該毛刺的振幅和(R 3+R 4)*I load成相關。因此,本創作利用控制單元35調整電阻可調單元34之電阻值,使得在不同的應用中該電阻可調單元34和該線路電阻R4的等效電阻被控制在0.9歐姆至1.1歐姆之間變化。 Please refer to FIG. 3 and FIG. 5 repeatedly, wherein the Y point indicated in FIG. 5 corresponds to the main pole p1 indicated in FIG. 3 , the X point corresponds to the secondary pole p2 , and the output resistor R3 , the line resistor R4 and the external capacitor C L forms a zero point z1 corresponding to that indicated in FIG. 3 . FIG. 6 is a Bode plot of the power supply circuit of FIG. 5 having at least one low dropout linear regulator. In practical operation, increasing the resistance value of R3+R4 has the opportunity to achieve acceptable frequency compensation and improve the phase margin (PM) of the low dropout linear regulator 30 . Unfortunately, as shown in FIG. 4, when the load current I load increases or decreases instantaneously, a burr will appear on the output voltage signal output by the low dropout linear regulator 30, wherein the amplitude of the burr and ( R 3 +R 4 )*I load is correlated. Therefore, the present invention uses the control unit 35 to adjust the resistance value of the adjustable resistance unit 34, so that the equivalent resistance of the adjustable resistance unit 34 and the line resistance R4 is controlled to vary between 0.9 ohms and 1.1 ohms in different applications .

在不同的應用中,線路電阻R4的電阻值可能會再0.1歐姆至0.9歐姆之間變化(即,變化電阻值變化量高達0.8Ω),然而,在利用控制單元35調整電阻可調單元34之電阻值的情況下,可將該電阻可調單元34和該線路電阻R4的等效電阻控制在0.9歐姆至1.1歐姆之間變化,亦即,電阻值變化量被有效地調降至低於0.2Ω的範圍內。依此設計,如圖6所示,有機會調整零點z1而使其與次極點p2重和,即,利用零點z1補償極點,進而大幅提升該低壓差線性穩壓器30的相位裕度,實現理想補償。如此,便能夠能夠確保該供電電路的負回授環路的穩定性,且同時保證該供電電路的輸出電壓信號不出現毛刺。In different applications, the resistance value of the line resistor R4 may vary from 0.1 ohm to 0.9 ohm (ie, the variation of the variable resistance value is as high as 0.8 Ω). However, after adjusting the resistance adjustable unit 34 with the control unit 35 In the case of the resistance value, the equivalent resistance of the resistance adjustable unit 34 and the line resistance R4 can be controlled to vary between 0.9 ohms and 1.1 ohms, that is, the resistance value variation is effectively reduced to less than 0.2 Ω range. According to this design, as shown in FIG. 6, there is an opportunity to adjust the zero point z1 to make it re-sum with the secondary pole p2, that is, the zero point z1 is used to compensate the pole, thereby greatly improving the phase margin of the low dropout linear regulator 30, achieving Ideal compensation. In this way, the stability of the negative feedback loop of the power supply circuit can be ensured, and at the same time, the output voltage signal of the power supply circuit can be guaranteed not to have glitches.

圖7A、圖7B與圖7C分別顯示一N型MOSFET元件、一P型MOSFET元件及一CMOS開關單元的電路圖。可行的實施例中,該電阻可調單元34可為如圖7A所示之N型MOSFET元件、如圖7B所示之P型MOSFET元件、或為如圖7C所示之CMOS開關單元,其中該CMOS開關單元主要由一個所述N型MOSFET元件和一個所述P型MOSFET元件對接而成。7A, 7B and 7C respectively show circuit diagrams of an N-type MOSFET element, a P-type MOSFET element and a CMOS switch unit. In a feasible embodiment, the resistance adjustable unit 34 can be an N-type MOSFET element as shown in FIG. 7A , a P-type MOSFET element as shown in FIG. 7B , or a CMOS switch unit as shown in FIG. 7C , wherein the The CMOS switch unit is mainly formed by connecting one of the N-type MOSFET elements and one of the P-type MOSFET elements.

圖8為本創作之一種高穩定性供電電路的電路拓樸結構圖。如圖8所示,在另一實施例中,可設計令該電阻可調單元34包括:一電阻元件341以及一第一開關元件342。其中,該電阻元件341具有耦接該電壓輸出端的一第一端以及耦接該電壓輸出腳位33的一第二端。利用積體電路製程製作本創作之供電電路3的晶片時,所述電阻元件341可以是金屬電阻器或多晶矽電阻器。另一方面,該第一開關元件342具有一第一端、一第二端和一控制端,其中該第一端耦接該電壓輸出端、該第二端耦接該電壓輸出腳位33,且該控制端耦接該控制單元35所傳送的該控制信號。在此實施例中,如圖8所示,控制單元35包括一數位類比轉換器351,其用以一數位信號產生而產生所述控制信號以控制該第一開關元件342(即,N型MOSFET元件)的通道電阻。FIG. 8 is a circuit topology structure diagram of a high-stability power supply circuit created by the present invention. As shown in FIG. 8 , in another embodiment, the adjustable resistance unit 34 can be designed to include a resistance element 341 and a first switch element 342 . The resistance element 341 has a first end coupled to the voltage output end and a second end coupled to the voltage output pin 33 . When the chip of the power supply circuit 3 of the present invention is fabricated by an integrated circuit process, the resistive element 341 may be a metal resistor or a polysilicon resistor. On the other hand, the first switch element 342 has a first terminal, a second terminal and a control terminal, wherein the first terminal is coupled to the voltage output terminal, and the second terminal is coupled to the voltage output pin 33 , And the control end is coupled to the control signal sent by the control unit 35 . In this embodiment, as shown in FIG. 8 , the control unit 35 includes a digital-to-analog converter 351 for generating a digital signal to generate the control signal to control the first switching element 342 (ie, the N-type MOSFET). component) channel resistance.

圖9為本創作之一種高穩定性供電電路的電路拓樸結構圖。如圖9所示,在又一實施例中,可設計令該電阻可調單元34包括:一電阻元件341以及N-1個第二開關元件343。其中,該電阻元件341具有耦接該電壓輸出端的一第一端及耦接該電壓輸出腳位33的一第二端。另一方面,各個所述第二開關元件343皆具有一第一端、一第二端和一控制端,且各個所述第二開關元件343皆以其所述第一端耦接該電壓輸出端、以其所述第二端耦接該電壓輸出腳位33,且以其所述控制端耦接該控制單元35所傳送的該控制信號。在此實施例中,如圖9所示,控制單元35包括一寄存器352,其係依控制單元35之控制而輸出一數位化的控制信號S<1:n-1>至N-1個所述第二開關元件343(即,N型MOSFET元件)的控制端,從而調控各個第二開關元件343的通道電阻。FIG. 9 is a circuit topology structure diagram of a high-stability power supply circuit created by the present invention. As shown in FIG. 9 , in another embodiment, the adjustable resistance unit 34 can be designed to include: a resistance element 341 and N−1 second switching elements 343 . The resistance element 341 has a first end coupled to the voltage output end and a second end coupled to the voltage output pin 33 . On the other hand, each of the second switching elements 343 has a first terminal, a second terminal and a control terminal, and the first terminal of each of the second switching elements 343 is coupled to the voltage output The second terminal is coupled to the voltage output pin 33 , and the control terminal is coupled to the control signal sent by the control unit 35 . In this embodiment, as shown in FIG. 9 , the control unit 35 includes a register 352 , which outputs a digitized control signal S<1:n-1> to N-1 according to the control of the control unit 35 . The control terminal of the second switching element 343 (ie, the N-type MOSFET element) is used to adjust the channel resistance of each second switching element 343 .

圖10為本創作之一種高穩定性供電電路的電路拓樸結構圖。如圖10所示,在另一可行實施例中,可設計令該電阻可調單元34包括:一第一開關元件342以及N-1個第二開關元件343。其中,該第一開關元件342具有耦接該電壓輸出端的一第一端、耦接該電壓輸出腳位33的一第二端以及耦接該控制單元35所傳送的該控制信號的一控制端。另一方面,各個所述第二開關元件343皆具有一第一端、一第二端和一控制端,且各個所述第二開關元件343皆以其所述第一端耦接該電壓輸出端、以其所述第二端耦接該電壓輸出腳位33,且以其所述控制端耦接該控制單元35所傳送的該控制信號。在此實施例中,如圖10所示,控制單元35包括一寄存器352,其係依控制單元35之控制而輸出一數位化的控制信號S<1:n>至該第一開關元件342(即,N型MOSFET元件)和N-1個所述第二開關元件343(即,N型MOSFET元件)的控制端,從而調控各個N型MOSFET元件的通道電阻。FIG. 10 is a circuit topology structure diagram of a high-stability power supply circuit of the present invention. As shown in FIG. 10 , in another possible embodiment, the resistance adjustable unit 34 can be designed to include: a first switch element 342 and N−1 second switch elements 343 . The first switch element 342 has a first end coupled to the voltage output end, a second end coupled to the voltage output pin 33 and a control end coupled to the control signal sent by the control unit 35 . On the other hand, each of the second switching elements 343 has a first terminal, a second terminal and a control terminal, and the first terminal of each of the second switching elements 343 is coupled to the voltage output The second terminal is coupled to the voltage output pin 33 , and the control terminal is coupled to the control signal sent by the control unit 35 . In this embodiment, as shown in FIG. 10 , the control unit 35 includes a register 352 , which outputs a digitized control signal S<1:n> to the first switch element 342 ( That is, an N-type MOSFET element) and the control terminals of the N−1 second switching elements 343 (ie, an N-type MOSFET element), so as to regulate the channel resistance of each N-type MOSFET element.

如此,上述已完整且清楚地說明本創作之一種高穩定性供電電路;並且,經由上述可得知本創作具有下列優點:In this way, the above has completely and clearly described a high-stability power supply circuit of the present invention; and, from the above, it can be known that the present invention has the following advantages:

(1)本創作揭示一種高穩定性供電電路,其具有至少一低壓差線性穩壓器以及耦接所述低壓差線性穩壓器之一電壓輸出端的一電壓輸出腳位。此供電電路進一步具有一電阻可調單元以及一控制單元,該電阻可調單元耦接該電壓輸出端和該電壓輸出腳位之間,且依據該控制單元的一控制信號而改變其電阻值。在一外部電容耦接至該電壓輸出腳位之後,該電阻可調單元與該電壓輸出腳位和該外部電容之間的一線路電阻係構成一等效電阻。依此設計,即使供電電路被應用在不同的電子產品之中而使該線路電阻的電阻值於0.1歐姆至0.9歐姆之間變化,該等效電阻的電阻值仍舊可以被控制在0.9歐姆至1.1歐姆之間,從而能夠確保負回授環路的穩定性以及保證輸出電壓信號不出現毛刺。(1) The present invention discloses a high stability power supply circuit, which has at least one low dropout linear regulator and a voltage output pin coupled to a voltage output end of the low dropout linear regulator. The power supply circuit further has a resistance adjustable unit and a control unit, the resistance adjustable unit is coupled between the voltage output terminal and the voltage output pin, and changes its resistance value according to a control signal of the control unit. After an external capacitor is coupled to the voltage output pin, the resistance adjustable unit and a line resistance between the voltage output pin and the external capacitor form an equivalent resistance. According to this design, even if the power supply circuit is used in different electronic products and the resistance value of the line resistance varies between 0.1 ohms and 0.9 ohms, the resistance value of the equivalent resistance can still be controlled between 0.9 ohms and 1.1 ohms. between ohms, so as to ensure the stability of the negative feedback loop and ensure that the output voltage signal does not appear glitches.

(2)本創作同時提供一種電源管理晶片,其特徵在於,該電源管理晶片包括如前所述本創作之供電電路。(2) The present invention also provides a power management chip, characterized in that, the power management chip includes the power supply circuit of the present invention as described above.

(3)本創作同時提供一種資訊處理裝置,其包含至少一如前所述本創作之電源管理晶片。其中,該資訊處理裝置是選自於由智慧型手機、智慧手錶、智慧手環、平板電腦、筆記型電腦、一體式電腦、門禁裝置、桌上型電腦、和工業電腦所組成群組之中的一種電子裝置。(3) The present invention also provides an information processing device comprising at least one power management chip of the present invention as described above. Wherein, the information processing device is selected from the group consisting of smart phones, smart watches, smart bracelets, tablet computers, notebook computers, all-in-one computers, access control devices, desktop computers, and industrial computers of an electronic device.

必須加以強調的是,前述本案所揭示者乃為較佳實施例,舉凡局部之變更或修飾而源於本案之技術思想而為熟習該項技藝之人所易於推知者,俱不脫本案之專利權範疇。It must be emphasized that the above-mentioned disclosure in this case is a preferred embodiment, and any partial changes or modifications originating from the technical ideas of this case and easily inferred by those who are familiar with the art are within the scope of the patent of this case. category of rights.

綜上所陳,本案無論目的、手段與功效,皆顯示其迥異於習知技術,且其首先創作合於實用,確實符合新型之專利要件,懇請  貴審查委員明察,並早日賜予專利俾嘉惠社會,是為至禱。In summary, regardless of the purpose, means and effect of this case, it shows that it is completely different from the conventional technology, and its first creation is suitable for practical use, and it does meet the requirements of a new type of patent. Society is to pray for the best.

1a:顯示驅動晶片 3a:供電晶片 31a:運算放大器 30a:低壓差線性穩壓器 32a:P型MOS電晶體 33a:電壓輸出腳位 4a:顯示面板 5a:COF電路板 6a:軟性電路板 R1a:第一分壓電阻 R2a:第二分壓電阻 R3a:輸出電阻 R4a:線路電阻 C La:外部電容 3:供電電路 30:低壓差線性穩壓器 31:運算放大器 32:P型MOS電晶體 33:電壓輸出腳位 34:電阻可調單元 341:電阻元件 342:第一開關元件 343:第二開關元件 35:控制單元 351:數位類比轉換器 352:寄存器 R1:第一分壓電阻 R2:第二分壓電阻 R4:線路電阻 C L:外部電容 1a: Display driver chip 3a: Power chip 31a: Operational amplifier 30a: Low dropout linear regulator 32a: P-type MOS transistor 33a: Voltage output pin 4a: Display panel 5a: COF circuit board 6a: Flexible circuit board R1a: First voltage dividing resistor R2a: Second voltage dividing resistor R3a: Output resistor R4a: Line resistance C L a: External capacitor 3: Power supply circuit 30: Low dropout linear regulator 31: Operational amplifier 32: P-type MOS transistor 33 : voltage output pin 34: adjustable resistance unit 341: resistance element 342: first switching element 343: second switching element 35: control unit 351: digital-to-analog converter 352: register R1: first voltage dividing resistor R2: first Two voltage divider resistor R4: line resistance CL : external capacitor

圖1為習知的一種智慧型手機之顯示裝置的架構圖; 圖2為習知的包含至少一低壓差線性穩壓器的一供電晶片的電路拓樸結構圖; 圖3為圖2之具有至少一低壓差線性穩壓器的供電晶片的波德圖; 圖4為圖2之供電晶片的一輸出電壓和一負載電流的工作時序圖; 圖5為本創作之一種高穩定性供電電路的電路拓樸結構圖; 圖6為圖5之具有至少一低壓差線性穩壓器的供電電路的波德圖; 圖7A、圖7B與圖7C分別顯示一N型MOSFET元件、一P型MOSFET元件及一CMOS開關單元的電路圖; 圖8為本創作之一種高穩定性供電電路的電路拓樸結構圖; 圖9為本創作之一種高穩定性供電電路的電路拓樸結構圖;以及 圖10為本創作之一種高穩定性供電電路的電路拓樸結構圖。 FIG. 1 is a schematic diagram of a display device of a conventional smart phone; 2 is a circuit topology diagram of a conventional power supply chip including at least one low dropout linear voltage regulator; 3 is a Bode plot of the power supply chip of FIG. 2 having at least one low dropout linear regulator; FIG. 4 is a working timing diagram of an output voltage and a load current of the power supply chip of FIG. 2; Figure 5 is a circuit topology structure diagram of a high-stability power supply circuit created by the present invention; 6 is a Bode plot of the power supply circuit of FIG. 5 having at least one low dropout linear regulator; 7A, 7B and 7C respectively show circuit diagrams of an N-type MOSFET element, a P-type MOSFET element and a CMOS switch unit; FIG. 8 is a circuit topology structure diagram of a high-stability power supply circuit created by the present invention; FIG. 9 is a circuit topology structure diagram of a high-stability power supply circuit of the present creation; and FIG. 10 is a circuit topology structure diagram of a high-stability power supply circuit of the present invention.

3:供電電路 3: Power supply circuit

30:低壓差線性穩壓器 30: Low dropout linear regulator

31:運算放大器 31: Operational Amplifier

32:P型MOS電晶體 32: P-type MOS transistor

33:電壓輸出腳位 33: Voltage output pin

34:電阻可調單元 34: Resistance adjustable unit

35:控制單元 35: Control unit

R1:第一分壓電阻 R1: The first voltage divider resistor

R2:第二分壓電阻 R2: The second voltage divider resistor

R4:線路電阻 R4: Line resistance

CL:外部電容 C L : External capacitor

Claims (10)

一種供電電路,其具有至少一低壓差線性穩壓器以及耦接所述低壓差線性穩壓器之一電壓輸出端的一電壓輸出腳位;其特徵在於,所述供電電路進一步具有一電阻可調單元以及一控制單元,該電阻可調單元具有耦接該電壓輸出端的一第一端、耦接該電壓輸出腳位的一第二端和耦接該控制單元所傳送的一控制信號的一控制端。A power supply circuit has at least one low dropout linear regulator and a voltage output pin coupled to a voltage output end of the low dropout linear regulator; it is characterized in that the power supply circuit further has an adjustable resistance unit and a control unit, the resistance adjustable unit has a first end coupled to the voltage output end, a second end coupled to the voltage output pin, and a control unit coupled to a control signal sent by the control unit end. 如請求項1所述之供電電路,其中,在一外部電容耦接至該電壓輸出腳位之後,該電壓輸出腳位和該外部電容之間具有一線路電阻,此時該電阻可調單元和該線路電阻一同構成一等效電阻。The power supply circuit of claim 1, wherein after an external capacitor is coupled to the voltage output pin, there is a line resistance between the voltage output pin and the external capacitor, and the resistance adjustable unit and The line resistances together constitute an equivalent resistance. 如請求項2所述之供電電路,其中,當所述線路電阻的電阻值於0.1歐姆至0.9歐姆之間變化時,該等效電阻之電阻值係對應地在0.9歐姆至1.1歐姆之間變化。The power supply circuit as claimed in claim 2, wherein when the resistance value of the line resistance varies between 0.1 ohm and 0.9 ohm, the resistance value of the equivalent resistor varies between 0.9 ohm and 1.1 ohm correspondingly . 如請求項1所述之供電電路,其中,該電阻可調單元包括選自於由P型MOSFET元件、N型MOSFET元件和由一P型MOSFET元件與一N型MOSFET元件對接而成的一CMOS單元所組成群組之中的一開關元件。The power supply circuit according to claim 1, wherein the adjustable resistance unit comprises a CMOS selected from a P-type MOSFET element, an N-type MOSFET element, and a P-type MOSFET element connected to an N-type MOSFET element A switch element in a group of cells. 如請求項1所述之供電電路,其中,該控制單元為選自於由數位類比轉換器和寄存器所組成群組之中的一種功能性電子單元。The power supply circuit of claim 1, wherein the control unit is a functional electronic unit selected from the group consisting of a digital-to-analog converter and a register. 如請求項1所述之供電電路,其中,該電阻可調單元包括: 一電阻元件,具有耦接該電壓輸出端的一第一端及耦接該電壓輸出腳位的一第二端;以及 一開關元件,具有一第一端、一第二端和一控制端,其中該第一端耦接該電壓輸出端、該第二端耦接該電壓輸出腳位,且該控制端耦接該控制單元所傳送的該控制信號。 The power supply circuit of claim 1, wherein the adjustable resistance unit comprises: a resistive element having a first end coupled to the voltage output end and a second end coupled to the voltage output pin; and A switch element has a first end, a second end and a control end, wherein the first end is coupled to the voltage output end, the second end is coupled to the voltage output pin, and the control end is coupled to the voltage output pin The control signal transmitted by the control unit. 如請求項1所述之供電電路,其中,該電阻可調單元包括: 一電阻元件,具有耦接該電壓輸出端的一第一端及耦接該電壓輸出腳位的一第二端;以及 複數個開關元件,其中,各個所述開關元件皆具有一第一端、一第二端和一控制端,且各個所述開關元件皆以其所述第一端耦接該電壓輸出端、以其所述第二端耦接該電壓輸出腳位,且以其所述控制端耦接該控制單元所傳送的該控制信號。 The power supply circuit of claim 1, wherein the adjustable resistance unit comprises: a resistive element having a first end coupled to the voltage output end and a second end coupled to the voltage output pin; and A plurality of switching elements, wherein each of the switching elements has a first terminal, a second terminal and a control terminal, and the first terminal of each of the switching elements is coupled to the voltage output terminal, so as to The second end is coupled to the voltage output pin, and the control end is coupled to the control signal sent by the control unit. 如請求項1所述之供電電路,其中,該電阻可調單元包括: 一第一開關元件,具有耦接該電壓輸出端的一第一端、耦接該電壓輸出腳位的一第二端以及耦接該控制單元所傳送的該控制信號的一控制端;以及 複數個第二開關元件,其中,各個所述第二開關元件皆具有一第一端、一第二端和一控制端,且各個所述第二開關元件皆以其所述第一端耦接該電壓輸出端、以其所述第二端耦接該電壓輸出腳位,且以其所述控制端耦接該控制單元所傳送的該控制信號。 The power supply circuit of claim 1, wherein the adjustable resistance unit comprises: a first switch element having a first end coupled to the voltage output end, a second end coupled to the voltage output pin, and a control end coupled to the control signal sent by the control unit; and A plurality of second switching elements, wherein each of the second switching elements has a first terminal, a second terminal and a control terminal, and each of the second switching elements is coupled with its first terminal The voltage output terminal, the second terminal thereof is coupled to the voltage output pin, and the control terminal thereof is coupled to the control signal transmitted by the control unit. 一種電源管理晶片,其特徵在於,該電源管理晶片包括如請求項1至請求項8之中任一項所述之供電電路。A power management chip, characterized in that the power management chip includes the power supply circuit described in any one of claim 1 to claim 8. 一種資訊處理裝置,其包含至少一如請求項9所述之電源管理晶片。An information processing device comprising at least one power management chip as claimed in claim 9.
TW111204717U 2020-12-25 2020-12-25 High stability power supply circuit, power management chip and information processing device TWM630503U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW111204717U TWM630503U (en) 2020-12-25 2020-12-25 High stability power supply circuit, power management chip and information processing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW111204717U TWM630503U (en) 2020-12-25 2020-12-25 High stability power supply circuit, power management chip and information processing device

Publications (1)

Publication Number Publication Date
TWM630503U true TWM630503U (en) 2022-08-01

Family

ID=83783625

Family Applications (1)

Application Number Title Priority Date Filing Date
TW111204717U TWM630503U (en) 2020-12-25 2020-12-25 High stability power supply circuit, power management chip and information processing device

Country Status (1)

Country Link
TW (1) TWM630503U (en)

Similar Documents

Publication Publication Date Title
CN101231535B (en) Method and apparatus for overshoot and undershoot errors correction in analog low pressure difference linear voltage regulator
TWI294996B (en) Low drop-out voltage regulator circuit and method with common-mode feedback
US9383618B2 (en) Semiconductor structures for enhanced transient response in low dropout (LDO) voltage regulators
TW201122755A (en) Low dropout regulator
CN108508953B (en) Novel slew rate enhancement circuit and low dropout regulator
TWI387190B (en) Method for regulating an output signal circuit therefor
EP2713234A1 (en) A low power low dropout linear voltage regulator
CN110320956B (en) LDO (low dropout regulator) regulating circuit without off-chip capacitor in chip
TW200941174A (en) Power management circuit and method of frequency compensation thereof
CN101071311A (en) Power supply apparatus capable of decreasing ripple component and display apparatus using the same
CN102200791A (en) Low dropout linear regulator structure
CN106959717B (en) Low-pressure linear voltage regulator circuit and mobile terminal
CN108831406A (en) Circuit for providing voltage, gate drive signal provide mould group, method and display panel
WO2019015182A1 (en) Direct current voltage conversion circuit and liquid crystal display device
US20190199287A1 (en) Oscillation circuit, microcomputer and electronic device
CN103325356B (en) Voltage regulation circuit of common electrode and display device
US10366670B2 (en) Compensation circuit for common electrode voltage and display device
WO2014172990A1 (en) Regulation circuit and display device
CN113012654B (en) Grid driving power supply management system and display device
TWM630503U (en) High stability power supply circuit, power management chip and information processing device
TWI396063B (en) A low dropout regulator without esr compensation
JP4365875B2 (en) DC-DC converter having temperature compensation circuit
TWM629645U (en) High stability power supply circuit, power management chip and information processing device
CN113809914B (en) Constant voltage control circuit
US7199637B2 (en) Rectifier circuit without alternating-current feedback