TWM547225U - Circuit board - Google Patents
Circuit board Download PDFInfo
- Publication number
- TWM547225U TWM547225U TW106205886U TW106205886U TWM547225U TW M547225 U TWM547225 U TW M547225U TW 106205886 U TW106205886 U TW 106205886U TW 106205886 U TW106205886 U TW 106205886U TW M547225 U TWM547225 U TW M547225U
- Authority
- TW
- Taiwan
- Prior art keywords
- solderable
- circuit board
- holes
- area
- groove
- Prior art date
Links
Landscapes
- Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
Abstract
Description
本創作關於一種電路板,尤指一種使通孔位於可焊區的凹槽中的電路板。The present invention relates to a circuit board, and more particularly to a circuit board in which a through hole is located in a recess of a solderable area.
一般來說,電路板是由多層導電銅板與絕緣板複合而成,其中每一層導電銅板都具有各自的導電線路,絕緣板則將相鄰二導電銅板隔絕開來。此外,電路板具有多個通孔,以電性連接多層導電銅板的導電線路。為了防止在通孔發生漏錫的問題,現有技術通常以油墨塞或樹脂塞封住通孔。若以油墨塞封住通孔,油墨會殘留在通孔的開口四周,在將屏蔽框焊接於電路板上時,油墨的阻焊效果會導致屏蔽框與電路板焊接不良,使得屏蔽框與電路板之間出現空隙,進而失去屏蔽效果。若以樹脂塞封住通孔,則會增加電路板的製造成本。Generally, the circuit board is composed of a multi-layer conductive copper plate and an insulating plate, wherein each layer of the conductive copper plate has its own conductive line, and the insulating plate isolates the adjacent two conductive copper plates. In addition, the circuit board has a plurality of through holes for electrically connecting the conductive lines of the plurality of conductive copper plates. In order to prevent the problem of tin leakage in the through holes, the prior art usually seals the through holes with an ink stopper or a resin plug. If the through hole is sealed by the ink plug, the ink will remain around the opening of the through hole. When the shield frame is soldered to the circuit board, the solder resist effect of the ink may cause poor soldering of the shield frame and the circuit board, so that the shield frame and the circuit There is a gap between the plates, which in turn loses the shielding effect. If the through hole is sealed with a resin plug, the manufacturing cost of the board is increased.
本創作提供一種使通孔位於可焊區的凹槽中的電路板,以解決上述之問題。The present invention provides a circuit board in which the through holes are located in the recesses of the solderable area to solve the above problems.
根據一實施例,本創作之電路板包含一基板以及一第一可焊區。該基板具有一第一表面、一第二表面以及多個通孔。該第一表面與該第二表面背對彼此。該通孔貫通該第一表面與該第二表面。該第一可焊區設置於該第一表面上。該第一可焊區具有多個第一凹槽。該通孔的至少其中之一位於該第一凹槽的其中之一中。According to an embodiment, the circuit board of the present invention includes a substrate and a first solderable area. The substrate has a first surface, a second surface, and a plurality of through holes. The first surface and the second surface are opposite each other. The through hole penetrates the first surface and the second surface. The first solderable area is disposed on the first surface. The first solderable area has a plurality of first grooves. At least one of the through holes is located in one of the first grooves.
根據另一實施例,本創作之電路板包含一基板、一第一可焊區以及一第二可焊區。該基板具有一第一表面、一第二表面以及多個通孔。該第一表面與該第二表面背對彼此。該通孔貫通該第一表面與該第二表面。該第一可焊區設置於該第一表面上。該第一可焊區具有多個第一凹槽。該第二可焊區設置於該第二表面上。該第二可焊區具有多個第二凹槽。該多個通孔的一第一部份的任一的一側位於該多個第一凹槽的一者中,另一側位於該第二可焊區中。該多個通孔的一第二部份的任一的一側位於該多個第二凹槽的一者中,另一側位於該第一可焊區中。According to another embodiment, the circuit board of the present invention includes a substrate, a first solderable area, and a second solderable area. The substrate has a first surface, a second surface, and a plurality of through holes. The first surface and the second surface are opposite each other. The through hole penetrates the first surface and the second surface. The first solderable area is disposed on the first surface. The first solderable area has a plurality of first grooves. The second solderable area is disposed on the second surface. The second solderable area has a plurality of second grooves. One side of a first portion of the plurality of through holes is located in one of the plurality of first grooves, and the other side is located in the second solderable area. One side of a second portion of the plurality of through holes is located in one of the plurality of second grooves, and the other side is located in the first solderable area.
綜上所述,本創作使通孔位於電路板一側的可焊區的凹槽中,因此,通孔的一側與可焊區重疊,且通孔的另一側未與可焊區重疊。本創作可於通孔未與可焊區重疊的一側以油墨塞封住通孔,進而解決漏錫的問題。在將屏蔽框焊接於電路板上時,焊料可完整焊接屏蔽框,進而確保屏蔽效果。由於不需使用樹脂塞,本創作可有效降低電路板的製造成本。In summary, the present invention makes the through hole in the groove of the solderable area on one side of the circuit board, so that one side of the through hole overlaps with the solderable area, and the other side of the through hole does not overlap with the solderable area. . The creation can seal the through hole with an ink plug on the side of the through hole that is not overlapped with the solderable area, thereby solving the problem of leakage of tin. When the shield frame is soldered to the board, the solder can completely solder the shield frame to ensure shielding. Since no resin plug is required, this creation can effectively reduce the manufacturing cost of the board.
關於本創作之優點與精神可以藉由以下的創作詳述及所附圖式得到進一步的瞭解。The advantages and spirit of this creation can be further understood by the following detailed description of the creation and the drawings.
請參閱第1圖以及第2圖,第1圖為本創作一實施例的電路板1的俯視示意圖,第2圖為第1圖中的電路板1的仰視示意圖。Please refer to FIG. 1 and FIG. 2 . FIG. 1 is a schematic plan view of a circuit board 1 according to an embodiment of the present invention, and FIG. 2 is a bottom view of the circuit board 1 in FIG. 1 .
在本說明書中,可焊區(solderable area、SMT pad、或copper pad)指的是電路板表面沒有塗上防焊漆(solder mask)的位置,因有金屬裸露,焊錫(solder)或錫膏通常可附著在可焊區上;電路板表面有塗上防焊漆的位置,因沒有金屬裸露,焊錫或錫膏通常無法附著。In this specification, a solderable area (SMT pad, or copper pad) refers to a position on the surface of the board that is not coated with a solder mask due to metal exposure, solder or solder paste. It can usually be attached to the solderable area; the surface of the board is painted with solder resist, and solder or solder paste is usually not attached because there is no metal exposure.
如第1圖與第2圖所示,電路板1包含一基板10、一第一可焊區12以及一第二可焊區14。基板10可由多層導電銅板與絕緣板複合而成,其中每一層導電銅板都具有各自的導電線路,絕緣板則將相鄰二導電銅板隔絕開來。基板10具有一第一表面100、一第二表面102以及多個通孔104,其中第一表面100與第二表面102背對彼此。通孔104貫通第一表面100與第二表面102,以電性連接多層導電銅板的導電線路。As shown in FIGS. 1 and 2, the circuit board 1 includes a substrate 10, a first solderable region 12, and a second solderable region 14. The substrate 10 may be formed by laminating a plurality of conductive copper plates and an insulating plate, wherein each of the conductive copper plates has a respective conductive line, and the insulating plate isolates the adjacent two conductive copper plates. The substrate 10 has a first surface 100, a second surface 102, and a plurality of through holes 104, wherein the first surface 100 and the second surface 102 face away from each other. The through hole 104 penetrates the first surface 100 and the second surface 102 to electrically connect the conductive lines of the multilayer conductive copper plate.
如第1圖所示,第一可焊區12設置於基板10的第一表面100上。第一表面100上第一可焊區12及其它未繪示的可焊區以外的位置可以受防焊漆所覆蓋。第一可焊區12具有多個第一凹槽120,使得通孔104的至少其中之一位於第一凹槽120的其中之一中。在本實施例中,第一凹槽120的深度D1可小於或等於第一可焊區12的寬度W1的三分之一。As shown in FIG. 1, the first solderable region 12 is disposed on the first surface 100 of the substrate 10. The first weldable region 12 on the first surface 100 and other locations other than the weldable regions not shown may be covered by the solder resist. The first solderable region 12 has a plurality of first recesses 120 such that at least one of the vias 104 is located in one of the first recesses 120. In the present embodiment, the depth D1 of the first groove 120 may be less than or equal to one third of the width W1 of the first solderable region 12.
如第2圖所示,第二可焊區14設置於基板10的第二表面102上。第二表面102上第二可焊區14及其它未繪示的可焊區以外的位置可以受防焊漆所覆蓋。第二可焊區14具有多個第二凹槽140,使得通孔104的至少其中之一位於第二凹槽140的其中之一中。在本實施例中,第二凹槽140的深度D2可小於或等於第二可焊區14的寬度W2的三分之一。As shown in FIG. 2, the second solderable region 14 is disposed on the second surface 102 of the substrate 10. The second solderable area 14 on the second surface 102 and other locations other than the solderable areas not shown may be covered by the solder resist. The second solderable region 14 has a plurality of second recesses 140 such that at least one of the through holes 104 is located in one of the second recesses 140. In the present embodiment, the depth D2 of the second groove 140 may be less than or equal to one third of the width W2 of the second solderable region 14.
在本實施例中,第一可焊區12的第一凹槽120與第二可焊區14的第二凹槽140交錯配置,使得每一個通孔104位於第一可焊區12的一第一凹槽120與第二可焊區14的一第二凹槽140的其中之一中。換句話說,多個通孔104的一第一部份的任一的一側位於第一可焊區12的多個第一凹槽120的一者中,另一側位於第二可焊區14中;多個通孔104的一第二部份的任一的一側位於第二可焊區14的多個第二凹槽140的一者中,另一側位於第一可焊區12中。因此,任一個通孔104的一側位於可焊區中,另一側位於可焊區外。進一步來說,當一通孔104的一側位於第一可焊區12中時,通孔104的另一側位於第二可焊區14的一第二凹槽140中;當另一通孔104的一側位於第二可焊區14中時,該通孔104的另一側位於第一可焊區12的一第一凹槽120中。因此,通孔104的一側與可焊區重疊,且通孔104的另一側未與可焊區重疊。In this embodiment, the first groove 120 of the first solderable region 12 and the second groove 140 of the second solderable region 14 are alternately disposed such that each of the through holes 104 is located at a first portion of the first solderable region 12. A recess 120 is in one of the second recesses 140 of the second solderable region 14. In other words, either side of a first portion of the plurality of vias 104 is located in one of the plurality of first recesses 120 of the first solderable region 12 and the other side is located in the second solderable region 14; one side of a second portion of the plurality of through holes 104 is located in one of the plurality of second grooves 140 of the second solderable region 14, and the other side is located in the first solderable region 12 in. Therefore, one side of any one of the through holes 104 is located in the solderable area, and the other side is located outside the solderable area. Further, when one side of a through hole 104 is located in the first solderable area 12, the other side of the through hole 104 is located in a second groove 140 of the second solderable area 14; when the other through hole 104 is When one side is located in the second solderable area 14, the other side of the through hole 104 is located in a first recess 120 of the first solderable area 12. Therefore, one side of the through hole 104 overlaps with the solderable area, and the other side of the through hole 104 does not overlap with the solderable area.
在本實施例中,單一個第一凹槽120或第二凹槽140中只會顯露單一個通孔104。然而,在其它實施例中,本創作也可以使兩個以上的通孔104位於同一個第一凹槽120或第二凹槽140中。In this embodiment, only a single through hole 104 is revealed in the single first groove 120 or the second groove 140. However, in other embodiments, the present invention may also have more than two through holes 104 in the same first groove 120 or second groove 140.
在本實施例中,本創作可於通孔104未與可焊區重疊的一側以油墨塞16封住通孔,且於通孔104與可焊區重疊的另一側則不封住通孔,進而解決漏錫的問題。進一步來說,多個通孔104的第一部份的任一位於第一表面100的一側有一油墨塞16填充;多個通孔104的第二部份的任一位於第二表面102的一側有一油墨塞16填充。由於通孔104位於第一可焊區12的一第一凹槽120或第二可焊區14的一第二凹槽140中的一側被油墨塞16封住,在將屏蔽框(未顯示)焊接於電路板1上時,焊料可完整焊接屏蔽框,進而確保屏蔽效果。由於不需使用樹脂塞,本創作可有效降低電路板1的製造成本。In this embodiment, the present invention can seal the through hole with the ink plug 16 on the side where the through hole 104 does not overlap the solderable area, and the other side of the through hole 104 overlapping the solderable area does not seal the through hole. Holes, and then solve the problem of leakage of tin. Further, any one of the first portions of the plurality of through holes 104 is filled with an ink plug 16 on one side of the first surface 100; and any one of the second portions of the plurality of through holes 104 is located on the second surface 102. An ink plug 16 is filled on one side. Since the through hole 104 is located in a first groove 120 of the first solderable region 12 or a second groove 140 of the second solderable region 14 is sealed by the ink plug 16, the shielding frame is not displayed (not shown) When soldered to the circuit board 1, the solder can completely solder the shield frame to ensure the shielding effect. Since no resin plug is required, the present invention can effectively reduce the manufacturing cost of the circuit board 1.
請參閱第3圖以及第4圖,第3圖為本創作另一實施例的電路板1'的俯視示意圖,第4圖為第3圖中的電路板1'的仰視示意圖。電路板1'與上述的電路板1的主要不同之處在於,電路板1'的第二可焊區14不具有上述的第二凹槽140。在本實施例中,每一個通孔104的一側位於第一可焊區12的第一凹槽120的其中之一中。換句話說,任一通孔104的一側位於第二可焊區14中,且通孔104的另一側位於第一可焊區12的一第一凹槽120中,如第3圖與第4圖所示。在本實施例中,多個通孔104的任一位於第一表面100的一側有一油墨塞16填充,位於第二表面102的另一側無油墨塞填充。Please refer to FIG. 3 and FIG. 4 , FIG. 3 is a schematic top view of the circuit board 1 ′ according to another embodiment of the present invention, and FIG. 4 is a bottom view of the circuit board 1 ′ in FIG. 3 . The main difference between the circuit board 1' and the above-described circuit board 1 is that the second solderable area 14 of the circuit board 1' does not have the second recess 140 described above. In the present embodiment, one side of each of the through holes 104 is located in one of the first grooves 120 of the first solderable area 12. In other words, one side of any through hole 104 is located in the second solderable area 14, and the other side of the through hole 104 is located in a first groove 120 of the first solderable area 12, as shown in FIG. 3 and Figure 4 shows. In the present embodiment, any one of the plurality of through holes 104 is located on one side of the first surface 100 with an ink plug 16 filled, and the other side of the second surface 102 is filled with no ink plug.
請參閱第5圖以及第6圖,第5圖為本創作另一實施例的電路板1''的俯視示意圖,第6圖為第5圖中的電路板1''的仰視示意圖。電路板1''與上述的電路板1的主要不同之處在於,電路板1''的第一凹槽120交錯地位於第一可焊區12的相對二側,且電路板1''的第二凹槽140交錯地位於第二可焊區14的相對二側,如第5圖與第6圖所示。此外,第一可焊區12與第二可焊區14定義一中心線C,其中通孔104位於中心線C的相對二側。在本實施例中,任二相鄰第一凹槽120於垂直中心線C的方向上不重疊,且任二相鄰第二凹槽140於垂直中心線C的方向上不重疊。藉此,在將屏蔽框(未顯示)焊接於電路板1''上時,焊料可完整焊接屏蔽框,進而確保屏蔽效果。前述中心線C可為一屏蔽框的底邊與可焊區12或可焊區14焊接的位置。Please refer to FIG. 5 and FIG. 6. FIG. 5 is a top plan view of a circuit board 1 ′′ according to another embodiment of the present invention, and FIG. 6 is a bottom view of the circuit board 1 ′′ in FIG. 5 . The main difference between the circuit board 1'' and the above-mentioned circuit board 1 is that the first recesses 120 of the circuit board 1" are alternately located on opposite sides of the first solderable area 12, and the circuit board 1" The second grooves 140 are alternately located on opposite sides of the second solderable region 14, as shown in FIGS. 5 and 6. In addition, the first solderable area 12 and the second solderable area 14 define a center line C, wherein the through holes 104 are located on opposite sides of the center line C. In this embodiment, any two adjacent first grooves 120 do not overlap in the direction of the vertical center line C, and any two adjacent second grooves 140 do not overlap in the direction of the vertical center line C. Thereby, when the shield frame (not shown) is soldered to the circuit board 1", the solder can completely solder the shield frame, thereby ensuring the shielding effect. The center line C may be a position where the bottom edge of a shield frame is welded to the solderable region 12 or the solderable region 14.
以上各實施例的電路板可包含其它未繪示於圖中的可焊區及通孔,這些可焊區及通孔可不用依前述實施例的規則配置。例如與焊接屏蔽框無直接關係的可焊區及通孔,即不需依前述實施例的規則配置。The circuit boards of the above embodiments may include other solderable regions and via holes not shown in the drawings. These solderable regions and via holes may not be configured according to the rules of the foregoing embodiments. For example, the solderable area and the through hole which are not directly related to the welded shield frame are not required to be configured according to the rules of the foregoing embodiments.
綜上所述,本創作使通孔位於電路板一側的可焊區的凹槽中,因此,通孔的一側與可焊區重疊,且通孔的另一側未與可焊區重疊。本創作可於通孔未與可焊區重疊的一側以油墨塞封住通孔,進而解決漏錫的問題。在將屏蔽框焊接於電路板上時,焊料可完整焊接屏蔽框,進而確保屏蔽效果。由於不需使用樹脂塞,本創作可有效降低電路板的製造成本。In summary, the present invention makes the through hole in the groove of the solderable area on one side of the circuit board, so that one side of the through hole overlaps with the solderable area, and the other side of the through hole does not overlap with the solderable area. . The creation can seal the through hole with an ink plug on the side of the through hole that is not overlapped with the solderable area, thereby solving the problem of leakage of tin. When the shield frame is soldered to the board, the solder can completely solder the shield frame to ensure shielding. Since no resin plug is required, this creation can effectively reduce the manufacturing cost of the board.
以上所述僅為本創作之較佳實施例,凡依本創作申請專利範圍所做之均等變化與修飾,皆應屬本創作之涵蓋範圍。The above descriptions are only preferred embodiments of the present invention, and all changes and modifications made by the scope of the patent application of the present invention should be covered by the present invention.
1、1'、1''‧‧‧電路板
10‧‧‧基板
12‧‧‧第一可焊區
14‧‧‧第二可焊區
16‧‧‧油墨塞
100‧‧‧第一表面
102‧‧‧第二表面
104‧‧‧通孔
120‧‧‧第一凹槽
140‧‧‧第二凹槽
C‧‧‧中心線
D1、D2‧‧‧深度
W1、W2‧‧‧寬度1, 1', 1''‧‧‧ boards
10‧‧‧Substrate
12‧‧‧First solderable area
14‧‧‧Second solderable area
16‧‧‧Ink stopper
100‧‧‧ first surface
102‧‧‧ second surface
104‧‧‧through hole
120‧‧‧first groove
140‧‧‧second groove
C‧‧‧ center line
D1, D2‧‧ depth
W1, W2‧‧‧ width
第1圖為本創作一實施例的電路板的俯視示意圖。 第2圖為第1圖中的電路板的仰視示意圖。 第3圖為本創作另一實施例的電路板的俯視示意圖。 第4圖為第3圖中的電路板的仰視示意圖。 第5圖為本創作另一實施例的電路板的俯視示意圖。 第6圖為第5圖中的電路板的仰視示意圖。FIG. 1 is a top plan view of a circuit board according to an embodiment of the present invention. Figure 2 is a bottom plan view of the circuit board in Figure 1. FIG. 3 is a top plan view of a circuit board according to another embodiment of the present invention. Figure 4 is a bottom plan view of the circuit board in Figure 3. Figure 5 is a top plan view of a circuit board of another embodiment of the present invention. Figure 6 is a bottom plan view of the circuit board in Figure 5.
1‧‧‧電路板 1‧‧‧ boards
10‧‧‧基板 10‧‧‧Substrate
12‧‧‧第一可焊區 12‧‧‧First solderable area
16‧‧‧油墨塞 16‧‧‧Ink stopper
100‧‧‧第一表面 100‧‧‧ first surface
104‧‧‧通孔 104‧‧‧through hole
120‧‧‧第一凹槽 120‧‧‧first groove
D1‧‧‧深度 D1‧‧ depth
W1‧‧‧寬度 W1‧‧‧Width
Claims (10)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201621424040.XU CN206260136U (en) | 2016-12-23 | 2016-12-23 | Circuit board |
Publications (1)
Publication Number | Publication Date |
---|---|
TWM547225U true TWM547225U (en) | 2017-08-11 |
Family
ID=59030342
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW106205886U TWM547225U (en) | 2016-12-23 | 2017-04-27 | Circuit board |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN206260136U (en) |
TW (1) | TWM547225U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI661751B (en) * | 2017-08-31 | 2019-06-01 | Avary Holding (Shenzhen) Co., Limited. | Printed circuit board and method for manufacturing the same |
-
2016
- 2016-12-23 CN CN201621424040.XU patent/CN206260136U/en active Active
-
2017
- 2017-04-27 TW TW106205886U patent/TWM547225U/en unknown
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI661751B (en) * | 2017-08-31 | 2019-06-01 | Avary Holding (Shenzhen) Co., Limited. | Printed circuit board and method for manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
CN206260136U (en) | 2017-06-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI667865B (en) | Flexible circuit board line lap structure | |
JP6822555B2 (en) | module | |
TW201533860A (en) | Wiring board and semiconductor device using the same | |
JP2020035848A (en) | Printed wiring board and method of forming solder resist | |
US9439288B2 (en) | Mounting structure of chip component and electronic module using the same | |
TWM547225U (en) | Circuit board | |
US10166747B2 (en) | Resin multilayer substrate and method of manufacturing the same | |
TWI566352B (en) | Package substrate and package member | |
JP6597502B2 (en) | Electronic equipment | |
TWI267972B (en) | Substrate with slot | |
TWI613598B (en) | Wiring substrate for fingerprint sensor | |
JP4746990B2 (en) | Electronic circuit board | |
TW201944562A (en) | Chip on film package structure | |
TWI658755B (en) | Printed circuit board assembly and storage device | |
JP5372235B2 (en) | Semiconductor device and semiconductor device mounting body | |
KR20060049953A (en) | Printed board and method for manufacturing the same | |
TWI548314B (en) | Circuit board | |
JP2005085807A (en) | Wiring board, its manufacturing method, electro-optical device, and electronic equipment | |
TWI637662B (en) | Printed circuit board and method for manufacturing same | |
JP2004214255A (en) | Connection structure of electronic part | |
CN100372104C (en) | Substrate plated with enhanced welding pad structure | |
TWI838816B (en) | Package structure and method for fabricating the same | |
TWI674836B (en) | Printed Circuit Board Suitable For A Top Shield Can And A Bottom Shield Can | |
TWI538114B (en) | Package structure having embedded passive electronic component and fabrication method thereof | |
JP2022122467A (en) | printed wiring board |