TWM524482U - Display panel - Google Patents
Display panel Download PDFInfo
- Publication number
- TWM524482U TWM524482U TW105204876U TW105204876U TWM524482U TW M524482 U TWM524482 U TW M524482U TW 105204876 U TW105204876 U TW 105204876U TW 105204876 U TW105204876 U TW 105204876U TW M524482 U TWM524482 U TW M524482U
- Authority
- TW
- Taiwan
- Prior art keywords
- wires
- display panel
- driving module
- wire
- area
- Prior art date
Links
Landscapes
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Electroluminescent Light Sources (AREA)
Description
本新型係關於一種顯示面板，特別是一種具有導線結構的顯示面板。The present invention relates to a display panel, and more particularly to a display panel having a wire structure.
一般液晶顯示面板具有主動區域(active area)。主動區域內設置有資料線和閘極線，用以控制電晶體開關以藉由各畫素提供顯示畫面。主動區域之外圍部份稱為外部導線接合區(outer－lead bonding area, OLB area)或稱周邊走線區，用以設置驅動積體電路(driver)。對應於驅動積體電路的數量，周邊走線區上還設有一或多個導線與接合墊(bonding pads)。導線分別連接於資料線與接合墊之間或是閘極線與接合墊之間。Generally, a liquid crystal display panel has an active area. A data line and a gate line are disposed in the active area for controlling the transistor switch to provide a display screen by each pixel. The peripheral portion of the active area is referred to as an outer-lead bonding area (OLB area) or a peripheral wiring area for providing a driver integrated circuit. Corresponding to the number of driving integrated circuits, one or more wires and bonding pads are also disposed on the peripheral wiring area. The wires are respectively connected between the data line and the bonding pad or between the gate line and the bonding pad.
然而，隨著顯示技術的發展，顯示面板設計為任意形狀（free form），以提供更多樣化的市場需求。但當顯示面板設計為不同於以往常見的矩形時，連帶造成導線在外部導線接合區容易交錯。當導線交錯時，使得顯示面板的導線在製造過程中容易產生刮傷。即使在導線上覆蓋絕緣層，當導線上絕緣層的結構被破壞時，顯示面板的導線被刮傷的機率也隨之增加，交錯的導線容易彼此接觸而短路，進而降低顯示面板的良率。However, with the development of display technology, display panels are designed in a free form to provide a more diverse market demand. However, when the display panel is designed to be different from the conventional rectangular shape, the connection causes the wires to be easily staggered in the external wire bonding area. When the wires are staggered, the wires of the display panel are liable to be scratched during the manufacturing process. Even if the insulating layer is covered on the wire, when the structure of the insulating layer on the wire is broken, the probability that the wire of the display panel is scratched increases, and the staggered wires are easily contacted with each other and short-circuited, thereby lowering the yield of the display panel.
本新型在於提供一種顯示面板，以避免顯示面板的導線被刮傷時而產生短路的問題。The present invention is to provide a display panel to avoid the problem of short circuit when the wires of the display panel are scratched.
本新型揭露了一種顯示面板，所示的顯示面板具有基板、第一驅動模組、第二驅動模組、第一導線與第二導線。基板具有顯示區與周邊走線區。其中周邊走線區鄰接顯示區設置。第一驅動模組位於周邊走線區且鄰接顯示區的第一側。其中第一驅動模組具有第一側邊及第二側邊，第一側邊與第二側邊相對設置。第二驅動模組位於周邊走線區且鄰接顯示區的第二側。第一側與第二側夾有預設角度。第一導線由第一側延伸至第一驅動模組之第一側邊，且分別耦接第一驅動模組。第二導線包含第一部及第二部。第一部及第二部互相電性連接並與第一驅動模組電性絕緣。其中第二導線之第一部由第一側延伸至第一驅動模組之第二側邊，且第二導線之第二部由第一驅動模組之第二側邊延伸至分別耦接第二驅動模組。The invention discloses a display panel. The display panel has a substrate, a first driving module, a second driving module, a first wire and a second wire. The substrate has a display area and a peripheral routing area. The peripheral routing area is adjacent to the display area. The first driving module is located in the peripheral routing area and adjacent to the first side of the display area. The first driving module has a first side and a second side, and the first side is opposite to the second side. The second driving module is located in the peripheral routing area and adjacent to the second side of the display area. The first side and the second side are sandwiched by a predetermined angle. The first wire extends from the first side to the first side of the first driving module, and is coupled to the first driving module. The second wire includes a first portion and a second portion. The first portion and the second portion are electrically connected to each other and electrically insulated from the first driving module. The first portion of the second wire extends from the first side to the second side of the first driving module, and the second portion of the second wire extends from the second side of the first driving module to the second coupling Two drive modules.
綜合以上所述，本新型提供了一種顯示面板，所述的顯示面板的周邊走線區設置有多條第一導線與多條第二導線。第二導線與第一導線電性絕緣。此外，第二導線之第一部由顯示區的第一側延伸至第一驅動模組之第二側邊，且第二導線之第二部由第一驅動模組之第二側邊延伸至分別耦接第二驅動模組。藉此，避免第一導線與第二導線在周邊走線區交錯。除了降低顯示面板的導線刮傷的機率之外，也進一步地避免顯示面板被刮傷後，第一導線與第二導線因此而接觸短路。In summary, the present invention provides a display panel, wherein the peripheral wiring area of the display panel is provided with a plurality of first wires and a plurality of second wires. The second wire is electrically insulated from the first wire. In addition, the first portion of the second wire extends from the first side of the display area to the second side of the first driving module, and the second portion of the second wire extends from the second side of the first driving module to The second driving module is coupled to the second driving module. Thereby, the first wire and the second wire are prevented from being staggered in the peripheral routing area. In addition to reducing the chance of wire scratching of the display panel, it is further avoided that the first wire and the second wire are thus short-circuited after the display panel is scratched.
請參閱圖1，圖1係為本新型之一實施例之顯示面板的俯視示意圖。需先一提的是，為了使圖面簡潔，圖1僅為部分元件的示意圖。各元件的尺寸比例以及個數並不以圖式所繪示者為限。如圖1所示，顯示面板1具有基板10、第一驅動模組12、第二驅動模組14、第一導線L1a、L1b與第二導線L2a、L2b、L2c。如圖所示，顯示面板1實際上還具有其他的第一導線與第二導線，但是為求敘述簡明，於說明書中僅舉第一導線L1a、L1b與第二導線L2a、L2b、L2c進行說明。所屬技術領域具有通常知識者經詳閱本說明書後當可理解顯示面板1其他元件的相對關係，且各元件的數量並不以說明書所提及與圖式所繪示者為限。Please refer to FIG. 1. FIG. 1 is a top plan view of a display panel according to an embodiment of the present invention. It should be noted that in order to make the drawing simple, Figure 1 is only a schematic diagram of some components. The size ratio and the number of each component are not limited to those shown in the drawings. As shown in FIG. 1, the display panel 1 has a substrate 10, a first driving module 12, a second driving module 14, first wires L1a, L1b, and second wires L2a, L2b, L2c. As shown in the figure, the display panel 1 actually has other first wires and second wires, but for the sake of brevity, only the first wires L1a, L1b and the second wires L2a, L2b, L2c are described in the specification. . A person skilled in the art can understand the relative relationship of other components of the display panel 1 after reading the present specification, and the number of each component is not limited to those mentioned in the specification and the drawings.
基板10定義有顯示區AA與周邊走線區OLB。周邊走線區OLB鄰接顯示區AA而設置。在此實施例中，顯示區AA為一梯形，且顯示區AA具有第一側S1與第二側S2，第一側S1為梯形的斜邊，第二側S2為梯形的短邊。第一側S1與第二側S2的夾角例如為45度，然在此並不限制第一側S1與第二側S2夾角之大小。且顯示區AA也可以是圓形或任意的多邊形，而不僅限於所舉之梯形。其中，顯示區AA中設置有多個畫素單元，所述的畫素單元例如排列成畫素陣列，畫素陣列的形狀係配合顯示區的形狀。然為敘述簡明，在此同樣僅舉畫素P來進行說明。畫素P具有次畫素PR、PG、PB。次畫素PR、PG、PB例如分別用以發出紅光、綠光與藍光。The substrate 10 defines a display area AA and a peripheral routing area OLB. The peripheral routing area OLB is disposed adjacent to the display area AA. In this embodiment, the display area AA is a trapezoid, and the display area AA has a first side S1 and a second side S2, the first side S1 is a trapezoidal oblique side, and the second side S2 is a trapezoidal short side. The angle between the first side S1 and the second side S2 is, for example, 45 degrees. However, the angle between the first side S1 and the second side S2 is not limited herein. And the display area AA may also be a circular or arbitrary polygon, and is not limited to the trapezoid. The display area AA is provided with a plurality of pixel units, and the pixel units are arranged, for example, in a pixel array, and the shape of the pixel array matches the shape of the display area. For the sake of brevity, the description of the pixel P is also given here. The pixel P has sub-pixels PR, PG, and PB. The sub-pixels PR, PG, and PB are used to emit red, green, and blue light, respectively.
第一驅動模組12位於周邊走線區OLB且鄰接顯示區AA的第一側S1。第二驅動模組14位於周邊走線區OLB且鄰接顯示區AA的第二側S2。其中，第一驅動模組12具有第一側邊S1’及第二側邊S2’，第一側邊S1’與第二側邊S2’相對設置而為相對的兩側邊。在一實施例中，第一側邊S1’係平行於顯示區AA的第一側S1。第一驅動模組12例如為閘極驅動積體電路（gate driver integrated circuit），而第二驅動模組14例如為源極驅動積體電路（source driver integrated circuit）。上述僅為舉例示範，實際上並不以此為限。The first driving module 12 is located in the peripheral routing area OLB and adjacent to the first side S1 of the display area AA. The second driving module 14 is located in the peripheral routing area OLB and adjacent to the second side S2 of the display area AA. The first driving module 12 has a first side S1' and a second side S2'. The first side S1' and the second side S2' are opposite to each other and are opposite sides. In an embodiment, the first side S1' is parallel to the first side S1 of the display area AA. The first driving module 12 is, for example, a gate driver integrated circuit, and the second driving module 14 is, for example, a source driver integrated circuit. The above is merely an example and is not limited to this.
第一導線L1a、L1b由第一側S1延伸至第一驅動模組12之第一側邊S1’，且第一導線L1a、L1b分別耦接第一驅動模組12。第二導線L2a、L2b、L2c分別包含第一部L2 a -1、L2b-1、L2c-1及第二部L2a -2、L2b-2、L2c-2。詳細而言，第二導線L2a、L2b、L2c之第一部L2a-1、L2b-1、L2c-1及第二部L2a-2、L2b-2、L2c-2互相電性連接並與第一驅動模組12電性絕緣。此外，第二導線L2a、L2b、L2c之第一部L2a-1、L2b-1、L2c-1由第一側S1延伸至第一驅動模組12之第二側邊S2’，且第二導線L2a之第二部L2a-2、L2b-2、L2c-2由第一驅動模組12之第二側邊S2’延伸至分別耦接第二驅動模組14。The first wires L1a, L1b extend from the first side S1 to the first side S1' of the first driving module 12, and the first wires L1a, L1b are respectively coupled to the first driving module 12. The second wires L2a, L2b, and L2c include first portions L2a-1, L2b-1, L2c-1, and second portions L2a-2, L2b-2, and L2c-2, respectively. In detail, the first portions L2a-1, L2b-1, L2c-1 and the second portions L2a-2, L2b-2, and L2c-2 of the second wires L2a, L2b, and L2c are electrically connected to each other and to the first portion The drive module 12 is electrically insulated. In addition, the first portions L2a-1, L2b-1, L2c-1 of the second wires L2a, L2b, L2c extend from the first side S1 to the second side S2' of the first driving module 12, and the second wire The second portions L2a-2, L2b-2, and L2c-2 of the L2a extend from the second side S2' of the first driving module 12 to the second driving module 14 respectively.
換言之，第二導線L2a、L2b、L2c部分之第一部L2a-1、L2b-1、L2c-1位於顯示區AA與第一驅動模組12之間，第二導線L2a、L2b、L2c另一部分之第一部L2a-1、L2b-1、L2c-1與第一驅動模組12重疊且與第一驅動模組12電性絕緣，第二導線L2a之第二部L2a -2、L2b-2、L2c-2則位於第一驅動模組12與第二驅動模組14之間且電性連接第二驅動模組14。換句話說，部分之畫素P與第二驅動模組14透過第二導線L2a、L2b、L2c電性連接，且另一部份之畫素P透過第一導線L1a、L1b與第一驅動模組12電性連接。由於第二導線L2a~L2c走線夾設於第一導線L1a、L1b之間，而第二導線L2a~L2c走線穿過第一驅動模組12且避開第一導線L1a、L1b於周邊走線區OLB中搭接第二驅動模組14。藉此避免第二導線L2a~L2c與第一導線L1a、L1b於周邊走線區OLB中因交錯而導致容易刮傷的問題。In other words, the first portions L2a-1, L2b-1, L2c-1 of the second wire L2a, L2b, L2c portion are located between the display area AA and the first driving module 12, and the other portions of the second wires L2a, L2b, L2c The first portion L2a-1, L2b-1, L2c-1 overlaps with the first driving module 12 and is electrically insulated from the first driving module 12, and the second portion L2a-2, L2b-2 of the second wire L2a The L2c-2 is located between the first driving module 12 and the second driving module 14 and electrically connected to the second driving module 14 . In other words, part of the pixels P and the second driving module 14 are electrically connected through the second wires L2a, L2b, L2c, and another portion of the pixels P pass through the first wires L1a, L1b and the first driving mode. Group 12 is electrically connected. The second wires L2a to L2c are routed between the first wires L1a and L1b, and the second wires L2a to L2c are routed through the first driving module 12 and avoiding the first wires L1a and L1b. The second driving module 14 is overlapped in the line area OLB. Thereby, the problem that the second wires L2a to L2c and the first wires L1a and L1b are easily staggered due to the staggering in the peripheral wiring region OLB is avoided.
請一併參照圖2與圖3，圖2係為本新型之一實施例之顯示面板的局部俯視示意圖，圖3係為圖2中AA’剖面的剖面示意圖。於圖2繪示有基板10、第一導線L1a、L1b、第二導線L2a~L2c、第一絕緣層P1與第二絕緣層P2。第一導線L1a、L1b與第二導線L2a~L2c位於基板10上，第一絕緣層P1位於第一導線L1a、L1b、第二導線L2a~L2c與基板10上，且第一絕緣層P1覆蓋第一導線L1a、L1b與第二導線L2a~L2c。第二絕緣層P2位於第一絕緣層P1上。為求敘述簡明，圖2中並未繪示有第一驅動模組12，以顯露出第一導線L1a、L1b與第二導線L2a~L2c與基板10上其他構層的相對關係。此外，第一導線與第二導線的線寬也為所屬技術領域具有通常知識者經詳閱本說明書後可依據實際自由定義，並不以圖式所繪示者為限。2 and FIG. 3, FIG. 2 is a partial top plan view of a display panel according to an embodiment of the present invention, and FIG. 3 is a cross-sectional view taken along line AA' of FIG. 2 shows a substrate 10, first leads L1a, L1b, second leads L2a to L2c, a first insulating layer P1 and a second insulating layer P2. The first wires L1a and L1b and the second wires L2a to L2c are located on the substrate 10. The first insulating layer P1 is located on the first wires L1a and L1b and the second wires L2a to L2c and the substrate 10, and the first insulating layer P1 covers the first layer. A wire L1a, L1b and a second wire L2a to L2c. The second insulating layer P2 is located on the first insulating layer P1. For simplicity of description, the first driving module 12 is not shown in FIG. 2 to expose the relative relationship between the first wires L1a, L1b and the second wires L2a to L2c and other layers on the substrate 10. In addition, the line widths of the first wire and the second wire are also generally defined by those skilled in the art after reading the present specification, and are not limited by the drawings.
此外，基板10上更定義有接合區ZJ。第一驅動模組12係設置於接合區ZJ上。如圖2所示，第一導線L1a、L1b實際上分別具有接墊部LB1、LB2，接墊部LB1、LB2位於接合區ZJ中。接墊部LB1、LB2用以耦接第一驅動模組12的接墊或凸柱。更詳細地來說，顯示區AA除了如前述地具有一畫素陣列之外，顯示區AA更設置多條資料線、多條掃描線，所述的多條資料線及多條掃描線互相交錯設置以分別定義出次畫素。資料線、掃描線與各次畫素之間的連接關係為所屬技術領域具有通常知識者所知悉，於此不再贅述。掃描線分別耦接至所述的各第一導線，且資料線分別耦接至所述的各第二導線。第一驅動模組12例如經由各第一導線耦接於各掃描線，而第二驅動模組14例如經由各第二導線耦接於部分的各資料線。此外，顯示面板1更具有第三導線L3a、L3b、L3c，第三導線L3a、L3b、L3c由第二側S2延伸至分別耦接第二驅動模組14。Further, a bonding area ZJ is further defined on the substrate 10. The first driving module 12 is disposed on the joint zone ZJ. As shown in FIG. 2, the first wires L1a, L1b actually have pad portions LB1, LB2, respectively, and the pad portions LB1, LB2 are located in the land ZJ. The pad portions LB1 and LB2 are coupled to the pads or the studs of the first driving module 12 . In more detail, the display area AA has a pixel array as described above, and the display area AA is further provided with a plurality of data lines and a plurality of scanning lines, and the plurality of data lines and the plurality of scanning lines are interlaced with each other. Set to define the secondary pixels separately. The connection relationship between the data line, the scan line and each pixel is known to those of ordinary skill in the art, and will not be described herein. The scan lines are respectively coupled to the first wires, and the data lines are respectively coupled to the second wires. The first driving module 12 is coupled to each scanning line via a first wire, for example, and the second driving module 14 is coupled to each of the data lines, for example, via a second wire. In addition, the display panel 1 further has third wires L3a, L3b, and L3c, and the third wires L3a, L3b, and L3c extend from the second side S2 to the second driving module 14 respectively.
而如圖2及圖3所示，第二導線L2a~L2c的第二部L2a-2~L2c-2係位於第一導線L1a的接墊部LB1與第一導線L1b的接墊部LB2之間。在此實施例中，第二導線L2a~L2c係耦接於同一個畫素P的不同次畫素PR、PG、PB。因此，從另一個角度來說，耦接於同一畫素單元的第二導線L2a、L2b、L2c係位於相鄰的兩條第一導線L1a、L1b的接墊部LB1、LB2之間。或者，也可以說耦接於同一畫素單元的第二導線L2a、L2b、L2c係位於相鄰的兩條第一導線L1a、L1b的走線間隙之間。更詳細地來說，第二導線L2a與第一導線L1a彼此互相平行設置且電性絕緣，第二導線L2c與第一導線L1b彼此互相平行設置且電性絕緣，此外，每條第二導線L2a~L2c在周邊走線區中亦彼此互相平行設置於相鄰的兩條第一導線L1a、L1b之間。As shown in FIGS. 2 and 3, the second portions L2a-2 to L2c-2 of the second wires L2a to L2c are located between the pad portion LB1 of the first wire L1a and the pad portion LB2 of the first wire L1b. . In this embodiment, the second wires L2a to L2c are coupled to different sub-pixels PR, PG, and PB of the same pixel P. Therefore, from another point of view, the second wires L2a, L2b, and L2c coupled to the same pixel unit are located between the pads LB1 and LB2 of the adjacent two first wires L1a and L1b. Alternatively, it can be said that the second wires L2a, L2b, and L2c coupled to the same pixel unit are located between the line gaps of the adjacent two first wires L1a and L1b. In more detail, the second wire L2a and the first wire L1a are disposed parallel to each other and electrically insulated, and the second wire L2c and the first wire L1b are disposed in parallel with each other and electrically insulated, and further, each second wire L2a ~L2c is also disposed in parallel with each other between the adjacent two first wires L1a, L1b in the peripheral wiring region.
請接著參照圖4與圖5，圖4係為本新型之另一實施例之顯示面板的局部俯視示意圖，圖5係為圖4中BB’剖面的剖面示意圖。在圖4與圖5所示的實施例中，第一導線L1a’、L1b’位於第一絕緣層P1’上，第二導線L2a’~L2c’位於基板10’上，但本新型不以此為限。亦可，第一導線L1a’、L1b’位於基板10’上，第二導線L2a’~L2c’位於第一絕緣層P1’上。因此，在此實施例中，第二導線L2a’之第一部L2a-1’的邊緣可以切齊第一導線L1a’之接墊部LB1’的邊緣，第二導線L2c’之第一部L2c-1’的邊緣可以切齊第一導線L1b’之接墊部LB2’的邊緣。藉此，縮減第一導線L1a’、L1b’及第二導線L2a’~L2c’的佈線空間。因此，圖4之另一實施例相較於圖2之實施例除了可以縮減佈線空間之外，亦可使第一導線L1a’、L1b’及第二導線L2a’~L2c’設置於不同層的情況下，避免第二導線L2a’~L2c’與第一導線L1a’、L1b’交錯設置而導致顯示面板1’ 的導線因刮傷產生短路的問題。4 and FIG. 5, FIG. 4 is a partial top plan view of a display panel according to another embodiment of the present invention, and FIG. 5 is a cross-sectional view taken along line BB' of FIG. In the embodiment shown in FIG. 4 and FIG. 5, the first wires L1a', L1b' are located on the first insulating layer P1', and the second wires L2a' L2c' are located on the substrate 10', but the present invention does not Limited. Alternatively, the first wires L1a', L1b' are located on the substrate 10', and the second wires L2a' to L2c' are located on the first insulating layer P1'. Therefore, in this embodiment, the edge of the first portion L2a-1' of the second wire L2a' may be aligned with the edge of the pad portion LB1' of the first wire L1a', and the first portion L2c of the second wire L2c' The edge of -1' can be aligned with the edge of the pad portion LB2' of the first wire L1b'. Thereby, the wiring spaces of the first wires L1a', L1b' and the second wires L2a' to L2c' are reduced. Therefore, in another embodiment of FIG. 4, in addition to reducing the wiring space, the first wires L1a', L1b' and the second wires L2a' L2c' may be disposed on different layers. In this case, the problem that the second wires L2a' to L2c' are staggered with the first wires L1a' and L1b' causes the wires of the display panel 1' to be short-circuited due to scratches.
請接著參照圖6與圖7，圖6係為本新型之更一實施例之顯示面板的局部俯視示意圖，圖7係為本新型之再一實施例之顯示面板的局部俯視示意圖。圖6所示的實施例係相對應於圖2所示的實施例，圖7所示的實施例係相對於圖4所示的實施例。但如圖6、圖7所示，圖6、圖7所對應的實施例中，第一導線與第二導線的數量係相異於圖2、圖4所對應的實施例。此外，圖6、圖7所對應的實施例中，第一導線的接墊位置也相異於圖2、圖4所對應的實施例，而略呈鋸齒狀排列。然上述同樣僅為舉例示範，並不以此限制本新型的實施態樣。Referring to FIG. 6 and FIG. 7 , FIG. 6 is a partial top plan view of a display panel according to a further embodiment of the present invention, and FIG. 7 is a partial top plan view of the display panel according to still another embodiment of the present invention. The embodiment shown in Fig. 6 corresponds to the embodiment shown in Fig. 2, and the embodiment shown in Fig. 7 is relative to the embodiment shown in Fig. 4. However, as shown in FIG. 6 and FIG. 7, in the embodiment corresponding to FIG. 6 and FIG. 7, the number of the first wire and the second wire is different from the embodiment corresponding to FIG. 2 and FIG. 4. In addition, in the embodiment corresponding to FIG. 6 and FIG. 7, the pad position of the first wire is also different from the embodiment corresponding to FIG. 2 and FIG. 4, and is arranged in a zigzag manner. However, the above is also merely an example and does not limit the implementation of the present invention.
綜合以上所述，本新型提供了一種顯示面板，所述的顯示面板具有顯示區與周邊走線區，周邊走線區鄰接顯示區而設置。周邊走線區中設置有多條第一導線與多條第二導線。第二導線與第一導線彼此電性絕緣。此外，第二導線之第一部由顯示區的第一側延伸至第一驅動模組之第二側邊，且第二導線之第二部由第一驅動模組之第二側邊延伸至分別耦接第二驅動模組。藉此，避免第一導線與第二導線在周邊走線區交錯。除了降低顯示面板刮傷的機率之外，也進一步地避免顯示面板的導線被刮傷後，第一導線與第二導線因此而接觸短路。In summary, the present invention provides a display panel having a display area and a peripheral routing area, and the peripheral routing area is disposed adjacent to the display area. A plurality of first wires and a plurality of second wires are disposed in the peripheral routing area. The second wire and the first wire are electrically insulated from each other. In addition, the first portion of the second wire extends from the first side of the display area to the second side of the first driving module, and the second portion of the second wire extends from the second side of the first driving module to The second driving module is coupled to the second driving module. Thereby, the first wire and the second wire are prevented from being staggered in the peripheral routing area. In addition to reducing the chance of scratching the display panel, and further avoiding the wire of the display panel being scratched, the first wire and the second wire are thus in short contact.
雖然本新型以前述之較佳實施例揭露如上，然其並非用以限定本新型，任何熟習相像技藝者，在不脫離本新型之精神和範圍內，當可作些許之更動與潤飾，因此本新型之專利保護範圍須視本說明書所附之申請專利範圍所界定者為準。Although the present invention has been described above in terms of the preferred embodiments thereof, it is not intended to limit the present invention, and it is intended that those skilled in the art can make some modifications and refinements without departing from the spirit and scope of the present invention. The scope of the new patent protection shall be subject to the definition of the scope of the patent application attached to this specification.
1、1’、1”‧‧‧顯示面板
10、10’、10”‧‧‧基板
12‧‧‧第一驅動模組
14‧‧‧第二驅動模組
L1a、L1b、L1a’、L1b’、L1a、L1b‧‧‧第一導線
L2a、L2b、L2c、L2a’、L2b’、L2c’、L2a”、L2b”、L2c”‧‧‧第二導線
L2a-1、L2b-1、L2c-1、L2a-1’、L2b-1’、L2c-1’、L2a-1”、L2b-1”、L2c-1”‧‧‧第一部
L2a-2、L2b-2、L2c-2、L2a-2’、L2b-2’、L2c-2’、L2a-2”、L2b-2”、L2c-2”‧‧‧第二部
L3a、L3b、L3c‧‧‧第三導線
LB1、LB2、LB1’、LB2’、LB1”、LB2”‧‧‧接墊部
P‧‧‧畫素
PR、PG、PB‧‧‧次畫素
P1、P1’、P1”‧‧‧第一絕緣層
P2、P2’‧‧‧第二絕緣層
S1‧‧‧第一側
S2‧‧‧第二側
S1’‧‧‧第一側邊
S2’‧‧‧第二側邊
AA‧‧‧顯示區
OLB‧‧‧周邊走線區
ZJ、ZJ’、ZJ”‧‧‧接合區1, 1', 1" ‧ ‧ display panel
10, 10', 10" ‧ ‧ substrate
12‧‧‧First drive module
14‧‧‧Second drive module
L1a, L1b, L1a', L1b', L1a, L1b‧‧‧ first wire
L2a, L2b, L2c, L2a', L2b', L2c', L2a", L2b", L2c" ‧‧‧ second conductor
L2a-1, L2b-1, L2c-1, L2a-1', L2b-1', L2c-1', L2a-1", L2b-1", L2c-1"‧‧‧ first
L2a-2, L2b-2, L2c-2, L2a-2', L2b-2', L2c-2', L2a-2", L2b-2", L2c-2"‧‧‧ second
L3a, L3b, L3c‧‧‧ third wire
LB1, LB2, LB1', LB2', LB1", LB2" ‧‧‧ pads
P‧‧‧ pixels
PR, PG, PB‧‧‧ pixels
P1, P1', P1"‧‧‧ first insulation layer
P2, P2'‧‧‧ second insulation layer
S1‧‧‧ first side
S2‧‧‧ second side
S1'‧‧‧ first side
S2'‧‧‧ second side
AA‧‧‧ display area
OLB‧‧‧ surrounding area
ZJ, ZJ', ZJ" ‧ ‧ joint area
圖1係為本新型之一實施例之顯示面板的俯視示意圖。 圖2係為本新型之一實施例之顯示面板的局部俯視示意圖。 圖3係為圖2中AA’剖面的剖面示意圖。 圖4係為本新型之另一實施例之顯示面板的局部俯視示意圖。 圖5係為圖4中BB’剖面的剖面示意圖。 圖6係為本新型之更一實施例之顯示面板的局部俯視示意圖。 圖7係為本新型之再一實施例之顯示面板的局部俯視示意圖。1 is a top plan view of a display panel according to an embodiment of the present invention. 2 is a partial top plan view of a display panel according to an embodiment of the present invention. Figure 3 is a schematic cross-sectional view taken along line AA' of Figure 2; 4 is a partial top plan view of a display panel according to another embodiment of the present invention. Fig. 5 is a schematic cross-sectional view taken along line BB' of Fig. 4. 6 is a partial top plan view of a display panel according to a further embodiment of the present invention. FIG. 7 is a partial top plan view of a display panel according to still another embodiment of the present invention.
1‧‧‧顯示面板 1‧‧‧ display panel
10‧‧‧基板 10‧‧‧Substrate
12‧‧‧第一驅動模組 12‧‧‧First drive module
14‧‧‧第二驅動模組 14‧‧‧Second drive module
L1a、L1b‧‧‧第一導線 L1a, L1b‧‧‧ first wire
L2a、L2b、L2c‧‧‧第二導線 L2a, L2b, L2c‧‧‧ second wire
L2a-1、L2b-1、L2c-1‧‧‧第一部 L2a-1, L2b-1, L2c-1‧‧‧ first
L2a-2、L2b-2、L2c-2‧‧‧第二部 L2a-2, L2b-2, L2c-2‧‧‧ second
L3a、L3b、L3c‧‧‧第三導線 L3a, L3b, L3c‧‧‧ third wire
P‧‧‧畫素單元 P‧‧‧ pixel unit
PR、PG、PB‧‧‧次畫素 PR, PG, PB‧‧‧ pixels
S1‧‧‧第一側 S1‧‧‧ first side
S2‧‧‧第二側 S2‧‧‧ second side
S1’‧‧‧第一側邊 S1’‧‧‧ first side
S2’‧‧‧第二側邊 S2’‧‧‧ second side
AA‧‧‧顯示區 AA‧‧‧ display area
OLB‧‧‧周邊走線區 OLB‧‧‧ surrounding area
Claims (10)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW105204876U TWM524482U (en) | 2016-04-08 | 2016-04-08 | Display panel |
| CN201620578675.9U CN205721010U (en) | 2016-04-08 | 2016-06-13 | Display panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW105204876U TWM524482U (en) | 2016-04-08 | 2016-04-08 | Display panel |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TWM524482U true TWM524482U (en) | 2016-06-21 |
Family
ID=56757854
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW105204876U TWM524482U (en) | 2016-04-08 | 2016-04-08 | Display panel |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN205721010U (en) |
| TW (1) | TWM524482U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI634340B (en) * | 2016-12-30 | 2018-09-01 | 友達光電股份有限公司 | Integrated circuit structure, display module, and inspection method thereof |
-
2016
- 2016-04-08 TW TW105204876U patent/TWM524482U/en not_active IP Right Cessation
- 2016-06-13 CN CN201620578675.9U patent/CN205721010U/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI634340B (en) * | 2016-12-30 | 2018-09-01 | 友達光電股份有限公司 | Integrated circuit structure, display module, and inspection method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN205721010U (en) | 2016-11-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2021027106A1 (en) | Display apparatus | |
| JP5123510B2 (en) | Semiconductor device | |
| US9638963B2 (en) | Display device | |
| US8405809B2 (en) | Lead line structure and display panel having the same | |
| TWI489185B (en) | Display panel | |
| TWI399606B (en) | Active device array substrate and display panel thereof | |
| JP2018180110A (en) | Display | |
| KR20190006150A (en) | Display device | |
| KR102582066B1 (en) | Chip on film package and display device including the chip on film package | |
| US20240008331A1 (en) | Display device | |
| JP2018205337A (en) | Display | |
| WO2020057020A1 (en) | Display panel and display device | |
| US10928696B2 (en) | Wiring substrate and display panel | |
| JP2008064961A (en) | Wiring structure, and display device | |
| TW202109476A (en) | Pixel array substrate | |
| JP4851255B2 (en) | Display device | |
| TWM524482U (en) | Display panel | |
| KR20160008680A (en) | Organic light emitting display device and method for fabricating the same | |
| JP2018155942A (en) | Display | |
| TWI820534B (en) | Transparent display device | |
| CN110262148B (en) | Array substrate, display panel and display device | |
| TWI566415B (en) | Thin film transistor substrate, method of manufacturing thin film transistor substrate, display panel, and thin film transistor structure | |
| TWI653748B (en) | Array substrate | |
| JP4747572B2 (en) | Electro-optical device and electronic apparatus | |
| JP2006227230A (en) | Panel for liquid crystal display |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4K | Annulment or lapse of a utility model due to non-payment of fees |