TWM524019U - Output stage drive circuit - Google Patents
Output stage drive circuit Download PDFInfo
- Publication number
- TWM524019U TWM524019U TW104219745U TW104219745U TWM524019U TW M524019 U TWM524019 U TW M524019U TW 104219745 U TW104219745 U TW 104219745U TW 104219745 U TW104219745 U TW 104219745U TW M524019 U TWM524019 U TW M524019U
- Authority
- TW
- Taiwan
- Prior art keywords
- output
- input
- driving unit
- transistor
- signal
- Prior art date
Links
Landscapes
- Electronic Switches (AREA)
Description
本創作關於一種驅動電路,特別是一種輸出級驅動電路。 This creation relates to a drive circuit, and more particularly to an output stage drive circuit.
一般來說,當輸出級驅動電路在進行準位移位(level shift)的操作時,由於輸出級電路本身會因為內部走線或是負載效應而產生對應的寄生電容或負載電容,使得驅動信號的高頻信號容易產生衰減的現象,而降低了所輸出的驅動信號的品質。 In general, when the output stage driver circuit performs a level shift operation, the output stage circuit itself generates a corresponding parasitic capacitance or load capacitance due to internal trace or load effect, so that the drive signal The high frequency signal is prone to attenuation and reduces the quality of the output drive signal.
因此,輸出級驅動電路仍有改善的空間。 Therefore, there is still room for improvement in the output stage drive circuit.
有鑑於此,本創作提供一種輸出級驅動電路,藉以達到信號的預加重效果,以減少信號的衰減,使得所輸出的驅動信號的眼圖效果較好。 In view of this, the present invention provides an output stage driving circuit, thereby achieving a pre-emphasis effect of the signal to reduce the attenuation of the signal, so that the eye diagram of the output driving signal is better.
本創作提供一種輸出級驅動電路,包括第一低通濾波器、第二低通濾波器、第一驅動單元與第二驅動單元。第一低通濾波器具有輸入端與輸出端,第一低通濾波器的輸入端接收第一輸入信號,第一低通濾波器的輸出端產生第一濾波信號。第二低通濾波器具有輸入端與輸出端,第二低通濾波器的輸入端接收第二輸入信號,第二低通濾波器的輸出端產生第二濾波信號,其中第一輸入信號與第二輸入信號為差動輸入信號。第一驅動單元具有第一輸入端、第二輸入端、第一輸出端與第二輸出端,第一驅動單元的第一輸入端耦接第一 低通濾波器的輸出端,以接收第一濾波信號,第一驅動單元的第二輸入端耦接第二低通濾波器的輸出端,以接收第二濾波信號,第一驅動單元的第一輸出端產生第一驅動信號,第一驅動單元的第二輸出端產生第二驅動信號,其中第一驅動信號與第二驅動信號為差動輸出信號。第二驅動單元,具有第一輸入端、第二輸入端、第一輸出端與第二輸出端,第二驅動單元的第一輸入端耦接第一低通濾波器的輸入端,第二驅動單元的第二輸入端耦接第二低通濾波器的輸入端,第二驅動單元的第一輸出端耦接第一驅動單元的第二輸出端,第二驅動單元的第二輸入端耦接第一驅動單元的第一輸出端。 The present invention provides an output stage driving circuit including a first low pass filter, a second low pass filter, a first driving unit and a second driving unit. The first low pass filter has an input end and an output end. The input end of the first low pass filter receives the first input signal, and the output end of the first low pass filter generates a first filtered signal. The second low pass filter has an input end and an output end, the input end of the second low pass filter receives the second input signal, and the output end of the second low pass filter generates the second filtered signal, wherein the first input signal and the first input signal The two input signals are differential input signals. The first driving unit has a first input end, a second input end, a first output end and a second output end, and the first input end of the first driving unit is coupled to the first An output end of the low pass filter is configured to receive the first filtered signal, and the second input end of the first driving unit is coupled to the output end of the second low pass filter to receive the second filtered signal, the first of the first driving unit The output end generates a first driving signal, and the second output end of the first driving unit generates a second driving signal, wherein the first driving signal and the second driving signal are differential output signals. The second driving unit has a first input end, a second input end, a first output end and a second output end, the first input end of the second driving unit is coupled to the input end of the first low pass filter, and the second driving The second input end of the second driving unit is coupled to the input end of the second low-pass filter, the first output end of the second driving unit is coupled to the second output end of the first driving unit, and the second input end of the second driving unit is coupled a first output of the first drive unit.
本實施例所提供之輸出級驅動電路,藉由第一低通濾波器與第二低通濾波器先分別對第一輸入信號與第二輸入信號進行濾波處理後,將第一濾波信號與第二濾波信號分別輸入到第一驅動單元,再透過第一驅動單元對第一濾波信號與第二濾波信號進行處理,並透過第二驅動單元對第一輸入信號與第二輸入信號進行處理,以產生對應的第一驅動信號與第二驅動信號。如此一來,可以達到信號的預加重的效果,以減少信號的衰減,使第一驅動信號與第二驅動信號所產生的眼圖效果較好 In the output stage driving circuit provided in this embodiment, after the first input signal and the second input signal are respectively filtered by the first low pass filter and the second low pass filter, the first filtered signal and the first filtered signal are respectively The two filtered signals are respectively input to the first driving unit, and the first filtered signal and the second filtered signal are processed by the first driving unit, and the first input signal and the second input signal are processed by the second driving unit to Corresponding first driving signal and second driving signal are generated. In this way, the effect of pre-emphasis of the signal can be achieved to reduce the attenuation of the signal, so that the eye diagram generated by the first driving signal and the second driving signal is better.
以上之關於本創作內容之說明及以下之實施方式之說明用以示範與解釋本創作之精神與原理,並且提供本創作之專利申請範圍更進一步之解釋。 The above description of the present invention and the following description of the embodiments are intended to illustrate and explain the spirit and principles of the present invention, and to provide a further explanation of the scope of the patent application of the present invention.
100‧‧‧輸出級驅動電路 100‧‧‧Output stage drive circuit
110‧‧‧第一低通濾波器 110‧‧‧First low pass filter
111、121‧‧‧輸入端 111, 121‧‧‧ input
112、122‧‧‧輸出端 112, 122‧‧‧ output
120‧‧‧第二低通濾波器 120‧‧‧second low pass filter
130‧‧‧第一驅動單元 130‧‧‧First drive unit
131、141‧‧‧第一輸入端 131, 141‧‧‧ first input
132、142‧‧‧第二輸入端 132, 142‧‧‧ second input
133、143‧‧‧第一輸出端 133, 143‧‧‧ first output
134、144‧‧‧第二輸出端 134, 144‧‧‧ second output
140‧‧‧第二驅動單元 140‧‧‧Second drive unit
R1‧‧‧第一電阻 R1‧‧‧first resistance
R2‧‧‧第二電阻 R2‧‧‧second resistance
R3‧‧‧第三電阻 R3‧‧‧ third resistor
R4‧‧‧第四電阻 R4‧‧‧fourth resistor
C1‧‧‧第一電容 C1‧‧‧first capacitor
C2‧‧‧第二電容 C2‧‧‧second capacitor
M1‧‧‧第一電晶體 M1‧‧‧first transistor
M2‧‧‧第二電晶體 M2‧‧‧second transistor
M3‧‧‧第三電晶體 M3‧‧‧ third transistor
M4‧‧‧第四電晶體 M4‧‧‧ fourth transistor
I1‧‧‧第一電流源 I1‧‧‧ first current source
I2‧‧‧第二電流源 I2‧‧‧second current source
圖1為本創作之實施例所揭露之輸出級驅動電路的示意圖。 FIG. 1 is a schematic diagram of an output stage driving circuit disclosed in an embodiment of the present invention.
圖2為圖1之實施例之輸出級驅動電路的詳細電路示意圖。 2 is a detailed circuit diagram of an output stage driving circuit of the embodiment of FIG. 1.
圖3為習知之驅動電路與本創作之輸出級驅動電路的輸出信號所產生的眼 圖。 3 is an eye generated by a conventional driving circuit and an output signal of the output stage driving circuit of the present invention. Figure.
以下在實施方式中詳細敘述本創作之詳細特徵以及優點,其內容足以使任何熟習相關技藝者了解本創作之技術內容並據以實施,且根據本說明書所揭露之內容、申請專利範圍及圖式,任何熟習相關技藝者可輕易地理解本創作相關之目的及優點。以下之實施例進一步詳細說明本創作之觀點,但非以任何觀點限制本創作之範疇。 The detailed features and advantages of the present invention are described in detail below in the embodiments, which are sufficient to enable any skilled artisan to understand the technical contents of the present invention and implement it according to the contents, the scope of the patent application and the drawings. Anyone familiar with the relevant art can easily understand the purpose and advantages of this creation. The following examples further illustrate the inventive concept, but do not limit the scope of the creation in any way.
如在說明書及申請專利範圍當中使用了某些詞彙來指稱特定元件。本領域技術人員應可理解,硬體製造商可能會用不同名詞來稱呼同一個元件。本說明書及申請專利範圍並不以名稱的差異來作為區分元件的方式,而是以元件在功能上的差異來作為區分的準則。如在通篇說明書及申請專利範圍當中所提及的“包含”為一開放式用語,故應解釋成“包含但不限定於”。“大致”是指在可接收的誤差範圍內,本領域技術人員能夠在一定誤差範圍內解決所述技術問題,基本達到所述技術效果。此外,“耦接”一詞在此包含任何直接及間接的電性耦接手段。因此,若文中描述一第一裝置耦接於一第二裝置,則代表所述第一裝置可直接電性耦接於所述第二裝置,或通過其他裝置或耦接手段間接地電性耦接至所述第二裝置。說明書後續描述為實施本申請的較佳實施方式,然所述描述乃以說明本申請的一般原則為目的,並非用以限定本申請的範圍。本申請的保護範圍當視所附申請專利範圍所界定者為准。 Certain terms are used throughout the description and claims to refer to particular elements. Those skilled in the art will appreciate that a hardware manufacturer may refer to the same component by a different noun. The scope of the present specification and the patent application do not use the difference in the name as the means for distinguishing the elements, but the difference in function of the elements as the criterion for distinguishing. As used in the specification and the scope of the patent application, "include" is an open term and should be interpreted as "including but not limited to". "Substantially" means that within the range of acceptable errors, those skilled in the art will be able to solve the technical problems within a certain error range, substantially achieving the technical effects. In addition, the term "coupled" is used herein to include any direct and indirect electrical coupling means. Therefore, if a first device is coupled to a second device, the first device can be directly electrically coupled to the second device, or electrically coupled indirectly through other devices or coupling means. Connected to the second device. The description of the specification is intended to be illustrative of the preferred embodiments of the invention. The scope of protection of this application is subject to the definition of the scope of the appended claims.
還需要說明的是,術語“包括”、“包含”或者其任何其他變體意在涵蓋非排他性的包含,從而使得包括一系列要素的過程、方法、商品或者系統不僅包括那些要素,而且還包括沒有明確列出的其他要素,或者是還包括為這種 過程、方法、商品或者系統所固有的要素。在沒有更多限制的情況下,由語句“包括一個......”限定的要素,並不排除在包括所述要素的過程、方法、商品或者系統中還存在另外的相同要素。 It is also to be understood that the terms "comprises", "comprising" or "comprising" or any other variations are intended to encompass a non-exclusive inclusion, such that a process, method, article, or Other elements not explicitly listed, or included for this The elements inherent in a process, method, commodity, or system. An element that is defined by the phrase "comprising a ..." does not exclude the presence of additional equivalent elements in the process, method, item, or system including the element, without further limitation.
圖1為本創作之實施例所揭露之輸出級驅動電路的示意圖。輸出級驅動電路100包括第一低通濾波器110、第二低通濾波器120、第一驅動單元130與第二驅動單元140。 FIG. 1 is a schematic diagram of an output stage driving circuit disclosed in an embodiment of the present invention. The output stage driving circuit 100 includes a first low pass filter 110, a second low pass filter 120, a first driving unit 130, and a second driving unit 140.
第一低通濾波器110具有輸入端111與輸出端112。第一低通濾波器110的輸入端111接收第一輸入信號,第一低通濾波器110的輸出端112產生第一濾波信號。 The first low pass filter 110 has an input 111 and an output 112. The input 111 of the first low pass filter 110 receives the first input signal, and the output 112 of the first low pass filter 110 produces a first filtered signal.
第二低通濾波器120具有輸入端121與輸出端122。第二低通濾波器120的輸入端121接收第二輸入信號,第二低通濾波器120的輸出端122產生第二濾波信號。其中,第一輸入信號與第二輸入信號分別為方波信號。並且,第一輸入信號與第二輸入信號也例如為差動輸入信號。也就是說,當第一輸入信號為正輸入信號,則第二輸入信號為負輸入信號;當第一輸入信號為負輸入信號,則第二輸入信號為正輸入信號。 The second low pass filter 120 has an input terminal 121 and an output terminal 122. The input 121 of the second low pass filter 120 receives the second input signal, and the output 122 of the second low pass filter 120 produces the second filtered signal. The first input signal and the second input signal are respectively square wave signals. Moreover, the first input signal and the second input signal are also, for example, differential input signals. That is, when the first input signal is a positive input signal, the second input signal is a negative input signal; when the first input signal is a negative input signal, the second input signal is a positive input signal.
第一驅動單元130具有第一輸入端131、第二輸入端132、第一輸出端133與第二輸出端134。第一驅動單元130的第一輸入端131耦接第一低通濾波器110的輸出端112,以接收第一濾波信號。第一驅動單元130的第二輸入端132耦接第二低通濾波器120的輸出端122,以接收第二濾波信號。 The first driving unit 130 has a first input end 131, a second input end 132, a first output end 133 and a second output end 134. The first input end 131 of the first driving unit 130 is coupled to the output end 112 of the first low pass filter 110 to receive the first filtered signal. The second input end 132 of the first driving unit 130 is coupled to the output end 122 of the second low pass filter 120 to receive the second filtered signal.
第一驅動單元130的第一輸出端133產生第一驅動信號,第一驅動單元130的第二輸出端134產生第二驅動信號。其中,第一驅動信號與第二驅動信號為差動輸出信號。也就是說,當第一驅動信號為正輸入信號,則第二驅 動信號為負輸入信號;當第一驅動信號為負輸入信號,則第二驅動信號為正輸入信號。 The first output terminal 133 of the first driving unit 130 generates a first driving signal, and the second output terminal 134 of the first driving unit 130 generates a second driving signal. The first driving signal and the second driving signal are differential output signals. That is, when the first drive signal is a positive input signal, the second drive The motion signal is a negative input signal; when the first driving signal is a negative input signal, the second driving signal is a positive input signal.
第二驅動單元140具有第一輸入端141、第二輸入端142、第一輸出端143與第二輸出端144。第二驅動單元140的第一輸入端141耦接第一低通濾波器110的輸入端111,以接收第一輸入信號。第二驅動單元140的第二輸入端142耦接第二低通濾波器120的輸入端121,以接收第二輸入信號。第二驅動單元140的第一輸出端143耦接第一驅動單元130的第二輸出端134,第二驅動單元140的第二輸入端144耦接第一驅動單元130的第一輸出端133。 The second driving unit 140 has a first input end 141, a second input end 142, a first output end 143 and a second output end 144. The first input end 141 of the second driving unit 140 is coupled to the input end 111 of the first low pass filter 110 to receive the first input signal. The second input end 142 of the second driving unit 140 is coupled to the input end 121 of the second low pass filter 120 to receive the second input signal. The first output end 143 of the second driving unit 140 is coupled to the second output end 134 of the first driving unit 130 , and the second input end 144 of the second driving unit 140 is coupled to the first output end 133 of the first driving unit 130 .
如此一來,藉由第一低通濾波器110與第二低通濾波器120先分別對第一輸入信號與第二輸入信號進行濾波處理後,將第一濾波信號與第二濾波信號分別輸入到第一驅動單元130,再透過第一驅動單元130對第一濾波信號與第二濾波信號進行處理,並透過第二驅動單元140對第一輸入信號與第二輸入信號進行處理,以產生對應的第一驅動信號與第二驅動信號。由於第一驅動訊號為第一濾波信號與第一輸入信號的混波以及第二驅動信號為第二濾波信號與第二輸入信號的混波,因此可以達到信號的預加重(pre emphasis)的效果,進而使第一驅動信號與第二驅動信號所產生的眼圖效果較好。 In this way, after the first input signal and the second input signal are separately filtered by the first low pass filter 110 and the second low pass filter 120, the first filtered signal and the second filtered signal are respectively input. Go to the first driving unit 130, and then process the first filtered signal and the second filtered signal through the first driving unit 130, and process the first input signal and the second input signal through the second driving unit 140 to generate a corresponding The first drive signal and the second drive signal. The pre-emphasis of the signal can be achieved because the first driving signal is a mixture of the first filtered signal and the first input signal and the second driving signal is a mixture of the second filtered signal and the second input signal. In turn, the eye diagram generated by the first driving signal and the second driving signal is better.
圖2為圖1之實施例之輸出級驅動電路的詳細電路示意圖。第一低通濾波器110包括第一電阻R1與第一電容C1。 2 is a detailed circuit diagram of an output stage driving circuit of the embodiment of FIG. 1. The first low pass filter 110 includes a first resistor R1 and a first capacitor C1.
第一電阻R1具有第一端與第二端。第一電阻R1的第一端作為第一低通濾波器110的輸入端111,第一電阻R1的第二端作為第一低通濾波器110的輸出端112。第一電容C1具有第一端與第二端。 The first resistor R1 has a first end and a second end. The first end of the first resistor R1 serves as the input terminal 111 of the first low pass filter 110, and the second end of the first resistor R1 serves as the output terminal 112 of the first low pass filter 110. The first capacitor C1 has a first end and a second end.
第一電容C1的第一端耦接第一電阻R1的第二端,第一電容C1 的第二端耦接至接地。 The first end of the first capacitor C1 is coupled to the second end of the first resistor R1, and the first capacitor C1 The second end is coupled to the ground.
第二低通濾波器120包括第二電阻R2與第二電容C2。第二電阻R2具有第一端與第二端。第二電阻R2的第一端作為第二低通濾波器120的輸入端121,第二電阻R2的第二端作為第二低通濾波器120的輸出端122。 The second low pass filter 120 includes a second resistor R2 and a second capacitor C2. The second resistor R2 has a first end and a second end. The first end of the second resistor R2 serves as the input terminal 121 of the second low pass filter 120, and the second end of the second resistor R2 serves as the output terminal 122 of the second low pass filter 120.
第二電容C2具有第一端與第二端。第二電容C2的第一端耦接第二電阻R2的第二端,第二電容C2的第二端耦接至接地。 The second capacitor C2 has a first end and a second end. The first end of the second capacitor C2 is coupled to the second end of the second resistor R2, and the second end of the second capacitor C2 is coupled to the ground.
第一驅動單元130包括第一電晶體M1、第二電晶體M2、第三電阻R3與第一電流源I1。第一電晶體M1具有第一端、第二端與第三端。第一電晶體M1的第一端作為第一驅動單元130的第一輸入端131,第一電晶體M1的第二端作為第一驅動單元130的第一輸出端133。 The first driving unit 130 includes a first transistor M1, a second transistor M2, a third resistor R3, and a first current source I1. The first transistor M1 has a first end, a second end, and a third end. The first end of the first transistor M1 serves as the first input end 131 of the first driving unit 130, and the second end of the first transistor M1 serves as the first output end 133 of the first driving unit 130.
在本實施例中,第一電晶體M1例如為N型電晶體,而第一電晶體M1的第一端、第二端與第三端分別為N型電晶體的閘極端(Gate)、汲極端(Drain)與源極端(Source)。 In this embodiment, the first transistor M1 is, for example, an N-type transistor, and the first end, the second end, and the third end of the first transistor M1 are gates (Gate) and 汲 of the N-type transistor, respectively. Extreme (Drain) and source extreme (Source).
第二電晶體M2具有第一端、第二端與第三端。第二電晶體M2的第一端作為第一驅動單元130的第二輸入端132,第二電晶體M2的第二端作為第一驅動單元130的第二輸出端134,第二電晶體M2的第三端耦接第一電晶體M1的第三端。 The second transistor M2 has a first end, a second end, and a third end. The first end of the second transistor M2 serves as the second input end 132 of the first driving unit 130, and the second end of the second transistor M2 serves as the second output end 134 of the first driving unit 130, and the second transistor M2 The third end is coupled to the third end of the first transistor M1.
在本實施例中,第二電晶體M2例如為N型電晶體,而第二電晶體M2的第一端、第二端與第三端分別為N型電晶體的閘極端(Gate)、汲極端(Drain)與源極端(Source)。 In this embodiment, the second transistor M2 is, for example, an N-type transistor, and the first end, the second end, and the third end of the second transistor M2 are gates (Gate) and 汲 of the N-type transistor, respectively. Extreme (Drain) and source extreme (Source).
第三電阻R3具有第一端與第二端。第三電阻R3的第一端耦接至電源V,第三電阻R3的第二端耦接至第一電晶體M1的第二端。 The third resistor R3 has a first end and a second end. The first end of the third resistor R3 is coupled to the power source V, and the second end of the third resistor R3 is coupled to the second end of the first transistor M1.
第一電流源I1具有第一端與第二端。第一電流源I1的第一端耦接第二電晶體M2的第三端,第一電流源I1的第二端耦接至接地。 The first current source I1 has a first end and a second end. The first end of the first current source I1 is coupled to the third end of the second transistor M2, and the second end of the first current source I1 is coupled to the ground.
第二驅動單元140包括第三電晶體M3、第四電晶體M4、第四電阻R4與第二電流源I2。 The second driving unit 140 includes a third transistor M3, a fourth transistor M4, a fourth resistor R4, and a second current source I2.
第三電晶體M3具有第一端、第二端與第三端。第三電晶體M3的第一端作為第二驅動單元140的第一輸入端141,第三電晶體M3的第二端作為第二驅動單元140的第一輸出端143。 The third transistor M3 has a first end, a second end, and a third end. The first end of the third transistor M3 serves as the first input end 141 of the second driving unit 140, and the second end of the third transistor M3 serves as the first output end 143 of the second driving unit 140.
在本實施例中,第三電晶體M3例如為N型電晶體,而第三電晶體M3的第一端、第二端與第三端分別為N型電晶體的閘極端(Gate)、汲極端(Drain)與源極端(Source)。 In this embodiment, the third transistor M3 is, for example, an N-type transistor, and the first end, the second end, and the third end of the third transistor M3 are gates (Gate) and 汲 of the N-type transistor, respectively. Extreme (Drain) and source extreme (Source).
第四電晶體M4具有第一端、第二端與第三端。第四電晶體M4的第一端作為第二驅動單元140的第二輸入端142,第四電晶體M4的第二端作為第二驅動單元140的第二輸出端144,第四電晶體M4的第三端耦接第三電晶體M3的第三端。 The fourth transistor M4 has a first end, a second end, and a third end. The first end of the fourth transistor M4 serves as the second input end 142 of the second driving unit 140, and the second end of the fourth transistor M4 serves as the second output end 144 of the second driving unit 140, the fourth transistor M4 The third end is coupled to the third end of the third transistor M3.
在本實施例中,第四電晶體M4例如為N型電晶體,而第四電晶體M4的第一端、第二端與第三端分別為N型電晶體的閘極端(Gate)、汲極端(Drain)與源極端(Source)。 In this embodiment, the fourth transistor M4 is, for example, an N-type transistor, and the first end, the second end, and the third end of the fourth transistor M4 are gates (Gate) and 汲 of the N-type transistor, respectively. Extreme (Drain) and source extreme (Source).
第四電阻R4具有第一端與第二端,第四電阻R4的第一端耦接至電源V,第四電阻R4的第二端耦接至第三電晶體M3的第二端。 The fourth resistor R4 has a first end and a second end. The first end of the fourth resistor R4 is coupled to the power source V, and the second end of the fourth resistor R4 is coupled to the second end of the third transistor M3.
第二電流源I2具有第一端與第二端。第二電流源I2的第一端耦接第四電晶體M4的第三端,第二電流源I2的第二端耦接至接地。 The second current source I2 has a first end and a second end. The first end of the second current source I2 is coupled to the third end of the fourth transistor M4, and the second end of the second current source I2 is coupled to the ground.
圖3為習知之驅動電路與本創作之輸出級驅動電路的輸出信號所 產生的眼圖。在圖3中,標號310為習知之驅動電路的輸出信號所產生的眼圖;標號320為輸出級驅動電路100的輸出信號所產生的眼圖。由圖3可以看出,相較於標號310的輸出信號來說,標號320的輸出信號在信號的轉態點上都有增強,也就是說本實施例之輸出級驅動電路100所產生的輸出信號320,可有效地減少信號的衰減,使得對應的眼圖效果較好。 3 is an output signal of a conventional driving circuit and an output stage driving circuit of the present invention. The resulting eye diagram. In FIG. 3, reference numeral 310 is an eye diagram produced by an output signal of a conventional driving circuit; and reference numeral 320 is an eye pattern generated by an output signal of the output stage driving circuit 100. As can be seen from FIG. 3, the output signal of reference numeral 320 is enhanced at the transition point of the signal compared to the output signal of reference numeral 310, that is, the output produced by the output stage driving circuit 100 of the present embodiment. The signal 320 can effectively reduce the attenuation of the signal, so that the corresponding eye diagram is better.
本實施例所提供之輸出級驅動電路,藉由第一低通濾波器與第二低通濾波器先分別對第一輸入信號與第二輸入信號進行濾波處理後,將第一濾波信號與第二濾波信號分別輸入到第一驅動單元,再透過第一驅動單元對第一濾波信號與第二濾波信號進行處理,並透過第二驅動單元對第一輸入信號與第二輸入信號進行處理,以產生對應的第一驅動信號與第二驅動信號。如此一來,可以達到信號的預加重的效果,以減少信號的衰減,使第一驅動信號與第二驅動信號所產生的眼圖效果較好。 In the output stage driving circuit provided in this embodiment, after the first input signal and the second input signal are respectively filtered by the first low pass filter and the second low pass filter, the first filtered signal and the first filtered signal are respectively The two filtered signals are respectively input to the first driving unit, and the first filtered signal and the second filtered signal are processed by the first driving unit, and the first input signal and the second input signal are processed by the second driving unit to Corresponding first driving signal and second driving signal are generated. In this way, the effect of pre-emphasis of the signal can be achieved to reduce the attenuation of the signal, so that the eye diagram generated by the first driving signal and the second driving signal is better.
雖然本創作以前述之實施例揭露如上,然其並非用以限定本創作。在不脫離本創作之精神和範圍內,所為之更動與潤飾,均屬本創作之專利保護範圍。關於本創作所界定之保護範圍請參考所附之申請專利範圍。 Although the present invention has been disclosed above in the foregoing embodiments, it is not intended to limit the present invention. The changes and refinements that are made without departing from the spirit and scope of this creation are within the scope of patent protection of this creation. Please refer to the attached patent application scope for the scope of protection defined by this creation.
100‧‧‧輸出級驅動電路 100‧‧‧Output stage drive circuit
110‧‧‧第一低通濾波器 110‧‧‧First low pass filter
111、121‧‧‧輸入端 111, 121‧‧‧ input
112、122‧‧‧輸出端 112, 122‧‧‧ output
120‧‧‧第二低通濾波器 120‧‧‧second low pass filter
130‧‧‧第一驅動單元 130‧‧‧First drive unit
131、141‧‧‧第一輸入端 131, 141‧‧‧ first input
132、142‧‧‧第二輸入端 132, 142‧‧‧ second input
133、143‧‧‧第一輸出端 133, 143‧‧‧ first output
134、144‧‧‧第二輸出端 134, 144‧‧‧ second output
140‧‧‧第二驅動單元 140‧‧‧Second drive unit
Claims (5)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW104219745U TWM524019U (en) | 2015-12-09 | 2015-12-09 | Output stage drive circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW104219745U TWM524019U (en) | 2015-12-09 | 2015-12-09 | Output stage drive circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
TWM524019U true TWM524019U (en) | 2016-06-11 |
Family
ID=56757416
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW104219745U TWM524019U (en) | 2015-12-09 | 2015-12-09 | Output stage drive circuit |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWM524019U (en) |
-
2015
- 2015-12-09 TW TW104219745U patent/TWM524019U/en unknown
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2017215274A1 (en) | Shutdown afterimage eliminating circuit and driving method thereof, and display apparatus | |
US9209807B2 (en) | Differential receiver, electronic device and industrial device including the same, and method of receiving differential signal | |
JP6167914B2 (en) | Output circuit | |
JP2792475B2 (en) | Input buffer | |
TWI489770B (en) | De-noise circuit and de-noise method for differential signals and chip for receiving differential signals | |
US11074847B2 (en) | Switch timing controlling circuit, switch timing controlling method and display device | |
TWM524019U (en) | Output stage drive circuit | |
WO2017031879A1 (en) | Enable signal generation circuit, power conversion circuit, and display device | |
EP2963820A1 (en) | High voltage driver | |
US9939835B2 (en) | Reference potential generation circuit | |
TWI761162B (en) | Signal processing circuit | |
JP2019121411A5 (en) | ||
CN106708149B (en) | Buffer circuits and apply its voltage generator | |
KR102228329B1 (en) | Trnasmtting apparatus with source termination | |
US20140253206A1 (en) | Systems and methods for providing low-pass filtering | |
US9307336B2 (en) | Electronic device and audio output circuit therein | |
US9722602B2 (en) | Transmitter | |
TWM497295U (en) | Switching apparatus | |
JP2014131283A (en) | Crystal oscillator frequency adjustment device | |
CN108964651B (en) | Output circuit and electronic device | |
TWI492542B (en) | Input interface circuit | |
CN108663579B (en) | Low-power-consumption low-cost alternating current signal detection circuit | |
US20160170473A1 (en) | Control circuit for controlling power of usb | |
JP6852719B2 (en) | Signal output circuit | |
WO2015113473A1 (en) | Smart key device and audio signal transmission system |