TWM455895U - Power up and down device of real time clock chip of computer motherboard - Google Patents

Power up and down device of real time clock chip of computer motherboard Download PDF

Info

Publication number
TWM455895U
TWM455895U TW101219528U TW101219528U TWM455895U TW M455895 U TWM455895 U TW M455895U TW 101219528 U TW101219528 U TW 101219528U TW 101219528 U TW101219528 U TW 101219528U TW M455895 U TWM455895 U TW M455895U
Authority
TW
Taiwan
Prior art keywords
power
chip
computer motherboard
rtc
clock chip
Prior art date
Application number
TW101219528U
Other languages
Chinese (zh)
Inventor
Jun-De Ye
Original Assignee
Msi Computer Shenzhen Co Ltd
Micro Star Int Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Msi Computer Shenzhen Co Ltd, Micro Star Int Co Ltd filed Critical Msi Computer Shenzhen Co Ltd
Priority to TW101219528U priority Critical patent/TWM455895U/en
Priority to CN201320180971XU priority patent/CN203311331U/en
Publication of TWM455895U publication Critical patent/TWM455895U/en

Links

Landscapes

  • Electric Clocks (AREA)
  • Power Sources (AREA)

Description

用於電腦主機板的即時時鐘晶片的供斷電裝置Power-off device for instant clock chip for computer motherboard

本創作是關於一種用於電腦主機板的電路裝置,特別是關於一種用於電腦主機板的即時時鐘晶片的供斷電裝置。The present invention relates to a circuit device for a computer motherboard, and more particularly to a power-off device for an instant clock chip for a computer motherboard.

有些習知電腦主機板必須在拆卸開電腦機殼後,將主機板上的電池電源拔除或將RTC_RESET跳接腳(Jump)做清除的動作,才能夠進行清除RTC晶片內CMOS暫存器的資料,如此明顯地帶來為不易維修的缺點。另有些習知電腦主機板將清除RTC晶片內CMOS暫存器的資料的跳接腳(Jump)改採為按壓開關,甚至於將所述按壓開關,設置在電腦主機板位於後方擋板的適當位置,以有利於使用者從電腦機殼的後方,伸入於後方擋板,然後再按壓所述按壓開關,如此來進行清除RTC晶片內CMOS暫存器的資料,此雖免除了拆卸電腦機殼的麻煩,但是,對於一般使用者而言,仍然需要具備電腦硬體的常識,如此才能夠順利進行清除RTC晶片內CMOS暫存器的資料的。Some conventional computer motherboards must remove the battery power on the motherboard or remove the RTC_RESET jumper after removing the computer chassis to clear the CMOS register in the RTC chip. This obviously brings the disadvantage of being difficult to repair. Other conventional computer motherboards will remove the jumper of the CMOS register in the RTC chip as a push switch, and even set the push switch to the appropriate position on the rear panel of the computer motherboard. Position, in order to facilitate the user to extend from the rear of the computer case into the rear baffle, and then press the push switch, thereby clearing the data of the CMOS register in the RTC chip, which is to remove the computer The trouble of the shell, however, for the average user, it is still necessary to have the common sense of computer hardware, so that the data of the CMOS register in the RTC chip can be smoothly cleared.

本創作人有鑑於上述習知電腦主機板的缺失,乃亟思創作而改良一種用於電腦主機板的RTC晶片的供斷電裝置,提供給使用者直接藉由電源開關的按壓一段時間後,供斷電裝置便自動使得RTC晶片斷電,而達到清除RTC晶片內CMOS暫存器的資料的目地,其操作的便利性,讓使用者或維修人員,能在不 用送回維修站和拆電腦機殼的狀況下也能做清除RTC晶片內CMOS暫存器的資料,以降低逆向物流(Return Materiel Authorization,RMA)送修的機率。In view of the lack of the above-mentioned conventional computer motherboard, the present creator has improved a power-off device for an RTC chip for a computer motherboard, and provides the user with a direct press of the power switch for a period of time. The power-off device automatically turns off the RTC chip, and achieves the purpose of clearing the data of the CMOS register in the RTC chip. The convenience of operation allows the user or maintenance personnel to The data of the CMOS register in the RTC chip can also be removed by sending back to the repair station and disassembling the computer case to reduce the probability of returning to the Return Materiel Authorization (RMA).

本創作的目的係提供一種用於電腦主機板的即時時鐘晶片的供斷電裝置,可用來清除RTC晶片內CMOS暫存器的資料。The purpose of this creation is to provide a power-off device for an instant clock chip of a computer motherboard, which can be used to clear the data of the CMOS register in the RTC chip.

為達成本創作上述目的,本創作提供一種用於電腦主機板的即時時鐘晶片的供斷電裝置,其中該電腦主機板係包含:即時時鐘(Real Time Clock,RTC)晶片、一電池電源、一電源開關,包括:一第一裝置,係受控於一第二裝置,以及係電氣性連接於該電池電源,以及係用於控制該電池電源以對該RTC晶片輸入一高準位電壓或一低準位電壓;該第二裝置,係用來接收來自於該電源開關的一電源開關訊號,以及係用來判斷所接收的該電源開關訊號是否已經持續超過一第一預定時間,如果為真的話,第二裝置先送出一訊號通知第三裝置,將電腦主機板的恆備電源(Standby power)關閉對RTC晶片的供電,使電腦主機板進入類似電源完全拔除狀態(Deep S5),避免RTC晶片內部將恆備電源自動切換到RTC晶片的電池電源上,以確保後續動作成功,再則令第二裝置送出一訊號通知第一裝置,致使得第一裝置控制電池電源關閉,以維持對RTC晶片輸入低準位電壓至少超過第二預定時間。提供給使用者直接藉由電源 開關的按壓一段時間後,供斷電裝置便自動使得RTC晶片的電池電源和恆備電源的供電切斷,促而清除RTC晶片內CMOS暫存器的資料。In order to achieve the above object of the present invention, the present invention provides a power-off device for an instant clock chip of a computer motherboard, wherein the computer motherboard includes: a Real Time Clock (RTC) chip, a battery power supply, and a The power switch includes: a first device controlled by a second device, and electrically connected to the battery power source, and configured to control the battery power source to input a high level voltage or a voltage to the RTC chip a low level voltage; the second device is configured to receive a power switch signal from the power switch, and to determine whether the received power switch signal has continued for more than a first predetermined time, if true If the second device sends a signal to notify the third device, the standby power of the computer motherboard is turned off to supply power to the RTC chip, so that the computer motherboard enters a similar power supply completely (Deep S5), avoiding the RTC. The internal power of the chip is automatically switched to the battery power of the RTC chip to ensure the success of the subsequent operation, and then the second device sends a signal to notify the first device. , So that the control means have a first off battery power, the RTC wafer to maintain a low level input voltage exceeds at least a second predetermined time. Provided to the user directly by the power supply After the switch is pressed for a period of time, the power-off device automatically cuts off the power supply of the RTC chip and the power supply of the constant backup power supply, thereby facilitating the removal of the data of the CMOS register in the RTC chip.

為使 貴審查委員對本創作之構造、特徵及其使用功效有更深一層的認識與瞭解,茲舉較佳之可行實施例並配合圖式詳細說明如下:In order to enable your review committee to have a deeper understanding and understanding of the structure, features and efficacy of this creation, the preferred embodiments are described in detail with the following diagram:

請參見第1、2圖。為了揭露本創作的方便性與易於了解的目的,在第1、2圖中,電腦主機板10只繪出與本創作直接相關的硬體組件,然而屬於電腦主機板10的其它該些組件但與本創作並無直接關聯,則省略繪出其它該些組件。供斷電裝置20乃應用於電腦主機板10,當電源開關101被使用者按壓超過一個預定時間後,供斷電裝置20即會自動輸出斷電指示訊號給即時時鐘(Real Time Clock,RTC)晶片103的電池電源的電路做斷電動作,如此使得RTC晶片103自行清除CMOS資料,如此一來,讓使用者或維修人員能在不用拆機殼的情況下下達清除CMOS暫存器資料的命令,操作非常簡易。See Figures 1 and 2. In order to disclose the convenience and ease of understanding of the present creation, in the first and second figures, the computer motherboard 10 only draws hardware components directly related to the present creation, but belongs to other components of the computer motherboard 10 but It is not directly related to this creation, and other components are omitted. The power-off device 20 is applied to the computer motherboard 10. When the power switch 101 is pressed by the user for more than a predetermined time, the power-off device 20 automatically outputs a power-off indication signal to the Real Time Clock (RTC). The circuit of the battery power of the chip 103 is powered off, so that the RTC chip 103 clears the CMOS data by itself, so that the user or the maintenance personnel can issue the command to clear the CMOS register without disassembling the casing. The operation is very simple.

本創作用於電腦主機板的即時時鐘晶片的供斷電裝置20乃包括:第一裝置201與第二裝置203,而電腦主機板10至少已內建包含:RTC晶片103、電池電源105(例如是水銀電池)、以及電源開關101,所述RTC晶片103、電池電源105 與電源開關101皆是用於電腦主機板10的習知元件。RTC晶片103的具體範例例如是整合內建於習知南橋晶片其包含RTC晶片的所有功能,或是整合內建於習知平台控制器(Platform Controller Hub,PCH)其包含RTC晶片的所有功能。The power-off device 20 for creating an instant clock chip of a computer motherboard includes: a first device 201 and a second device 203, and the computer motherboard 10 has at least built-in: an RTC chip 103, a battery power source 105 (for example Is a mercury battery), and a power switch 101, the RTC chip 103, and a battery power source 105 Both the power switch 101 and the power switch 101 are conventional components for the computer motherboard 10. A specific example of the RTC chip 103 is, for example, integrating all of the functions of the conventional South Bridge chip that include the RTC chip, or integrating all of the functions built into the Platform Controller Hub (PCH) that include the RTC chip.

第一裝置201乃係受控於第二裝置203,以及係電氣性連接於電池電源105,以及係用來控制電池電源105,以對RTC晶片103輸入一高準位電壓或一低準位電壓,其中所述高準位電壓或低準位電壓乃是輸入至RTC晶片103的VBAT腳位(Pin)。The first device 201 is controlled by the second device 203, and is electrically connected to the battery power source 105, and is used to control the battery power source 105 to input a high level voltage or a low level voltage to the RTC chip 103. Wherein the high level voltage or low level voltage is the VBAT pin (Pin) input to the RTC wafer 103.

第二裝置203是用來接收來自於電源開關101的電源開關訊號101a,以及係用來判斷所接收的電源開關訊號101a是否已經持續超過一第一預定時間,如果為真的話,則令第一裝置201,致使得第一裝置201控制電池電源105,以維持對RTC晶片103輸入低準位電壓至少超過一第二預定時間。The second device 203 is configured to receive the power switch signal 101a from the power switch 101, and to determine whether the received power switch signal 101a has continued for more than a first predetermined time. If true, the first device The device 201 causes the first device 201 to control the battery power source 105 to maintain a low level voltage input to the RTC wafer 103 for at least a second predetermined time.

在第2圖中,第一裝置201的具體實施例乃至少包含一個以上的半導體電子開關元件201a、201b,而半導體電子開關元件201a、201b的具體元件分別是P型金氧半場效電晶體(MOSFET)與N型金氧半場效電晶體。在正常(Normal)狀態中,第二裝置203的”BATT_OFF”腳位乃是輸出低準位電壓,如此而使得P型金氧半場效電晶體201a形成導通狀態,而N型金氧半場效電晶體201b形成截止狀態,因此,電池電源105的電壓其輸入至RTC晶片103的VBAT腳位(Pin)的電壓被控制 在所述的高準位電壓,也就是說,此時,RTC晶片103至少有電池電源105在供應電力。In Fig. 2, the specific embodiment of the first device 201 includes at least one or more semiconductor electronic switching elements 201a, 201b, and the specific elements of the semiconductor electronic switching elements 201a, 201b are respectively P-type gold oxide half field effect transistors ( MOSFET) and N-type gold oxide half field effect transistor. In the normal state, the "BATT_OFF" pin of the second device 203 is outputting a low level voltage, so that the P-type MOS field-effect transistor 201a is turned on, and the N-type MOSFET is in the field. The crystal 201b is formed in an off state, and therefore, the voltage of the battery power source 105 is controlled by the voltage of the VBAT pin (Pin) input to the RTC chip 103. At the high level voltage, that is, at this time, the RTC wafer 103 has at least the battery power source 105 supplying power.

第二裝置203電氣性連接於電源開關101,以及接收由電源開關101所產生的電源開關訊號101a。第二裝置203判斷所接收的電源開關訊號101a是否已經持續超過第一預定時間(例如是介於10秒至20秒之間的一個秒數),如果為真(True)的話,則令第一裝置201,致使得第一裝置201控制電池電源105,以維持對RTC晶片103輸入所述低準位電壓至少超過第二預定時間(例如是至少1秒)。在真(True)的狀態中,第二裝置203的”BATT_OFF”腳位乃是輸出高準位電壓,且高準位電壓的時間乃至少超過第二預定時間,如此而使得P型金氧半場效電晶體201a在第二預定時間期間中,形成截止狀態,而N型金氧半場效電晶體201b在第二預定時間期間中,形成導通狀態,因此,電池電源105的電壓其輸入至RTC晶片103的VBAT腳位(Pin)的電壓被控制在所述的低準位電壓,也就是說,此時,RTC晶片103已被斷電。The second device 203 is electrically connected to the power switch 101 and receives the power switch signal 101a generated by the power switch 101. The second device 203 determines whether the received power switch signal 101a has continued to exceed the first predetermined time (for example, a number of seconds between 10 seconds and 20 seconds), and if true, makes the first The device 201 causes the first device 201 to control the battery power source 105 to maintain the input of the low level voltage to the RTC wafer 103 for at least a second predetermined time (eg, at least 1 second). In the true state, the "BATT_OFF" pin of the second device 203 is the output high-level voltage, and the time of the high-level voltage is at least longer than the second predetermined time, thus making the P-type gold-oxygen half-field The effect transistor 201a forms an off state during the second predetermined time period, and the N-type MOS field-effect transistor 201b forms an on state during the second predetermined time period, and therefore, the voltage of the battery power source 105 is input to the RTC chip. The voltage of the VBAT pin (Pin) of 103 is controlled at the low level voltage, that is, at this time, the RTC wafer 103 has been powered off.

所述第二預定時間的時間長短多寡,其要能夠足以讓RTC晶片103有充份時間可自行完成清除CMOS暫存器資料。當第二預定時間已經到達後,第二裝置203恢復為所述正常(Normal)狀態,則第二裝置203的”BATT_OFF”腳位乃是恢復輸出低準位電壓。The length of time of the second predetermined time is sufficient to enable the RTC chip 103 to have sufficient time to clear the CMOS register data by itself. When the second device 203 returns to the normal state after the second predetermined time has elapsed, the "BATT_OFF" pin of the second device 203 is to restore the output low level voltage.

第三裝置205乃電氣性連接於RTC晶片103與電腦主機板 10的電源供應器的恆備電源之間。第三裝置205可採用金氧半場效電晶體(MOSFET)。在電腦主機板10的正常狀態中,第三裝置205乃呈導通狀態,因此,電源供應器的恆備電源乃對RTC晶片103供電著。當第二裝置203處於所述真(True)的狀態下,第二裝置203乃經由”OFF STBPOWER”腳位輸出一訊號至第三裝置205,第三裝置205因而呈截止狀態,如此使得電源供應器的恆備電源乃對RTC晶片103斷電。以避免RTC晶片內部將恆備電源自動切換到RTC晶片的電池電源上,以確保RTC晶片103清除CMOS暫存器資料的動作成功。The third device 205 is electrically connected to the RTC chip 103 and the computer motherboard 10 of the power supply between the constant backup power supply. The third device 205 can employ a metal oxide half field effect transistor (MOSFET). In the normal state of the computer motherboard 10, the third device 205 is in an on state, and therefore, the constant power source of the power supply supplies power to the RTC chip 103. When the second device 203 is in the true state, the second device 203 outputs a signal to the third device 205 via the "OFF STBPOWER" pin, and the third device 205 is thus in an off state, thus enabling the power supply. The constant backup power supply of the device is powered off of the RTC chip 103. To avoid the automatic switching of the constant standby power to the battery power of the RTC chip inside the RTC chip, to ensure the success of the RTC chip 103 clearing the CMOS register data.

再者,當第二裝置203處於所述真(True)的狀態下,第二裝置203可發出一指示訊號給發光二極體(LED)107(例如電源LED燈),所述指示訊號例如用來使得電源LED燈產生閃爍,如此達到通知使用者CMOS資料清除。Moreover, when the second device 203 is in the true state, the second device 203 can send an indication signal to the light emitting diode (LED) 107 (eg, a power LED), and the indication signal is used, for example. This causes the power LED to flash, thus notifying the user of CMOS data clearing.

第二裝置203的具體實施例例如是採行為控制器,或是特殊應用積體電路。再者,第二裝置203的另一具體實施例例如是採行為整合內建於電腦主機板10的超級輸入輸出(Super Input Output,SIO)晶片,或是整合內建於電腦主機板10的嵌入式控制器(Embedded Controller,EC)。若第二裝置203採行為整合內建於SIO晶片或EC的手段時,此時,當第二裝置203判斷所接收的電源開關訊號101a並未持續超過第一預定時間時,則第二裝置203則是依循電腦主機板10原先運作不變。例如,當第二裝置203判斷所接收的電源開關訊號101a 僅持續1秒或未超過1秒,此時發生的電源開關訊號101a是一個開機訊號,則電源開關訊號101a依循原先開機運作不變。又例如,當第二裝置203判斷所接收的電源開關訊號101a持續4秒,此時發生的電源開關訊號101a是一個關機訊號,則電源開關訊號101a依循原先關機運作不變。A specific embodiment of the second device 203 is, for example, a behavior controller or a special application integrated circuit. Moreover, another specific embodiment of the second device 203 is, for example, a super input output (SIO) chip built into the computer motherboard 10, or integrated with the built-in embedded in the computer motherboard 10 Embedded Controller (EC). If the second device 203 adopts the means for integrating the built-in SIO chip or the EC, at this time, when the second device 203 determines that the received power switch signal 101a does not continue to exceed the first predetermined time, the second device 203 It is based on the original operation of the computer motherboard 10 unchanged. For example, when the second device 203 determines the received power switch signal 101a The power switch signal 101a is a power-on signal, and the power switch signal 101a follows the original power-on operation. For another example, when the second device 203 determines that the received power switch signal 101a lasts for 4 seconds, and the power switch signal 101a that occurs at this time is a shutdown signal, the power switch signal 101a follows the original shutdown operation.

本創作用於電腦主機板的即時時鐘晶片的供斷電裝置20,提供給使用者直接藉由電源開關101的按壓一段時間後,供斷電裝置20便自動使得RTC晶片103清除CMOS暫存器資料,其操作的便利性,讓使用者或維修人員能在不用拆機殼的情況下下達清除CMOS暫存器資料的命令,操作非常簡易,此項創作特徵乃為本創作的優點與最大特色。The power-off device 20 for the instant clock chip of the computer motherboard is provided to the user for directly pressing the power switch 101 for a period of time, and the power-off device 20 automatically causes the RTC chip 103 to clear the CMOS register. The data, the convenience of its operation, allows the user or maintenance personnel to release the command to clear the CMOS register without disassembling the casing. The operation is very simple. This creation feature is the advantage and the biggest feature of the creation. .

惟以上所述者,僅為本創作之較佳實施例,當不能用以限定本創作可實施之範圍,凡熟悉於本技藝人士所明顯可作變化與修飾,皆應視為不悖離本創作之實質內容。However, the above descriptions are only preferred embodiments of the present invention, and should not be used to limit the scope of the present invention, and those skilled in the art can clearly make changes and modifications. The substance of creation.

10‧‧‧電腦主機板10‧‧‧Computer motherboard

101‧‧‧電源開關101‧‧‧Power switch

101a‧‧‧電源開關訊號101a‧‧‧Power switch signal

103‧‧‧RTC晶片103‧‧‧RTC chip

105‧‧‧電池電源105‧‧‧Battery power supply

107‧‧‧LED107‧‧‧LED

20‧‧‧供斷電裝置20‧‧‧Power supply device

201‧‧‧第一裝置201‧‧‧ first device

201a、201b‧‧‧半導體電子開關元件201a, 201b‧‧‧ semiconductor electronic switching components

203‧‧‧第二裝置203‧‧‧second device

205‧‧‧第三裝置205‧‧‧ third device

第1圖顯示本創作用於電腦主機板的即時時鐘晶片的供斷電裝置的架構示意圖。FIG. 1 is a schematic diagram showing the architecture of a power-off device for an instant clock chip of a computer motherboard.

第2圖顯示依據第一圖本創作精神的具體實施例。Figure 2 shows a specific embodiment of the spirit of the creation according to the first figure.

10‧‧‧電腦主機板10‧‧‧Computer motherboard

101‧‧‧電源開關101‧‧‧Power switch

101a‧‧‧電源開關訊號101a‧‧‧Power switch signal

103‧‧‧RTC晶片103‧‧‧RTC chip

105‧‧‧電池電源105‧‧‧Battery power supply

107‧‧‧LED107‧‧‧LED

20‧‧‧供斷電裝置20‧‧‧Power supply device

201‧‧‧第一裝置201‧‧‧ first device

201a、201b‧‧‧半導體電子開關元件201a, 201b‧‧‧ semiconductor electronic switching components

203‧‧‧第二裝置203‧‧‧second device

205‧‧‧第三裝置205‧‧‧ third device

Claims (10)

一種用於電腦主機板的即時時鐘晶片的供斷電裝置,其中該電腦主機板係包含:該即時時鐘(Real Time Clock,RTC)晶片、一電池電源、一電源開關,包括:一第一裝置,係受控於一第二裝置,以及係電氣性連接於該電池電源,以及係用於控制該電池電源以對該RTC晶片輸入一高準位電壓或一低準位電壓;該第二裝置,係用來接收來自於該電源開關的一電源開關訊號,以及係用來判斷所接收的該電源開關訊號是否已經持續超過一第一預定時間,如果為真的話,則令該第一裝置,致使得該第一裝置控制該電池電源,以維持對該RTC晶片輸入該低準位電壓至少超過一第二預定時間。A power-off device for an instant clock chip of a computer motherboard, wherein the computer motherboard comprises: the Real Time Clock (RTC) chip, a battery power source, and a power switch, comprising: a first device Controlled by a second device and electrically connected to the battery power source, and configured to control the battery power source to input a high level voltage or a low level voltage to the RTC chip; the second device For receiving a power switch signal from the power switch, and for determining whether the received power switch signal has continued for more than a first predetermined time, and if so, causing the first device to The first device is caused to control the battery power to maintain the low level voltage input to the RTC chip for at least a second predetermined time. 如申請專利範圍第1項所述之用於電腦主機板的即時時鐘晶片的供斷電裝置,進一步包括:一第三裝置,係受控於該第二裝置,以及係電氣性連接於該RTC晶片與該電腦主機板的一電源供應器的一恆備電源之間,以及係用於接收來自於該第二裝置的一訊號,以及依據該訊號而將該恆備電源切斷對該RTC晶片的供電。The power-off device for an instant clock chip for a computer motherboard according to claim 1, further comprising: a third device controlled by the second device and electrically connected to the RTC The chip is connected to a constant power source of a power supply of the computer motherboard, and is configured to receive a signal from the second device, and cut the constant backup power supply to the RTC chip according to the signal Power supply. 如申請專利範圍第1項所述之用於電腦主機板的即時時鐘晶片的供斷電裝置,其中該RTC晶片,係整合內建於一南橋晶片或一平台控制器(Platform Controller Hub,PCH)。The power-off device for an instant clock chip for a computer motherboard according to claim 1, wherein the RTC chip is integrated in a south bridge chip or a platform controller (PCH) . 如申請專利範圍第1項所述之用於電腦主機板的即時時鐘晶片的供斷電裝置,其中該第二裝置,係一控制器或一特殊應用積體 電路。The power-off device for an instant clock chip for a computer motherboard according to claim 1, wherein the second device is a controller or a special application integrated body. Circuit. 如申請專利範圍第1項所述之用於電腦主機板的即時時鐘晶片的供斷電裝置,其中該第二裝置,係整合內建於該電腦主機板的一超級輸入輸出(Super Input Output,SIO)晶片,或係整合內建於該電腦主機板的一嵌入式控制器(Embedded Controller)。The power-off device for an instant clock chip for a computer motherboard according to claim 1, wherein the second device integrates a super input output (Super Input Output) built in the computer motherboard. The SIO) chip, or an embedded controller built into the computer motherboard. 如申請專利範圍第2項所述之用於電腦主機板的即時時鐘晶片的供斷電裝置,其中該第一裝置,係至少包含一個以上的半導體電子開關元件,以及其中該第三裝置,係至少包含一個以上的半導體電子開關元件。The power-off device for an instant clock chip for a computer motherboard according to claim 2, wherein the first device comprises at least one semiconductor electronic switching component, and wherein the third device is At least one or more semiconductor electronic switching elements are included. 如申請專利範圍第6項所述之用於電腦主機板的即時時鐘晶片的供斷電裝置,其中該半導體電子開關元件,係一金氧半場效電晶體(MOSFET)。The power-off device for an instant clock chip for a computer motherboard according to claim 6, wherein the semiconductor electronic switching element is a metal oxide half field effect transistor (MOSFET). 如申請專利範圍第1項所述之用於電腦主機板的即時時鐘晶片的供斷電裝置,其中該第一預定時間,係介於10秒至20秒之間的一個秒數。The power-off device for an instant clock chip for a computer motherboard according to claim 1, wherein the first predetermined time is a number of seconds between 10 seconds and 20 seconds. 如申請專利範圍第1項所述之用於電腦主機板的即時時鐘晶片的供斷電裝置,其中該電池電源,係一水銀電池。The power-off device for an instant clock chip for a computer motherboard according to claim 1, wherein the battery power source is a mercury battery. 如申請專利範圍第1項所述之用於電腦主機板的即時時鐘晶片的供斷電裝置,其中該第二預定時間,係至少1秒,藉此以確保該RTC晶片的CMOS資料已被清除。The power-off device for an instant clock chip for a computer motherboard according to claim 1, wherein the second predetermined time is at least 1 second, thereby ensuring that the CMOS data of the RTC chip has been cleared. .
TW101219528U 2012-10-09 2012-10-09 Power up and down device of real time clock chip of computer motherboard TWM455895U (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW101219528U TWM455895U (en) 2012-10-09 2012-10-09 Power up and down device of real time clock chip of computer motherboard
CN201320180971XU CN203311331U (en) 2012-10-09 2013-04-11 Power supply and cut-off device for real-time clock chip of computer mainboard

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW101219528U TWM455895U (en) 2012-10-09 2012-10-09 Power up and down device of real time clock chip of computer motherboard

Publications (1)

Publication Number Publication Date
TWM455895U true TWM455895U (en) 2013-06-21

Family

ID=49031868

Family Applications (1)

Application Number Title Priority Date Filing Date
TW101219528U TWM455895U (en) 2012-10-09 2012-10-09 Power up and down device of real time clock chip of computer motherboard

Country Status (2)

Country Link
CN (1) CN203311331U (en)
TW (1) TWM455895U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104571265A (en) * 2013-10-25 2015-04-29 广达电脑股份有限公司 Real-time generating device

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11099621B2 (en) 2019-07-16 2021-08-24 Dell Products L.P. Real time clock battery power management

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104571265A (en) * 2013-10-25 2015-04-29 广达电脑股份有限公司 Real-time generating device
TWI550381B (en) * 2013-10-25 2016-09-21 廣達電腦股份有限公司 Real time generating device

Also Published As

Publication number Publication date
CN203311331U (en) 2013-11-27

Similar Documents

Publication Publication Date Title
US8055889B2 (en) BIOS management device and method for managing BIOS setting value
US20100332870A1 (en) Electronic device for reducing power consumption of computer motherboard and motherboard thereof
CN102214124A (en) Watchdog reset control system
TW201405300A (en) Circuit for controlling computers
TW201439820A (en) Computer with starting up keyboard
US20150134990A1 (en) Information processing apparatus, information processing method, and program
TWI493831B (en) Universal serial bus chargers and management methods
TWM455895U (en) Power up and down device of real time clock chip of computer motherboard
TWI693513B (en) Server system and power saving method thereof
TW201416845A (en) Motherboard
TW201308063A (en) Energy saving management circuit
CN101211207B (en) Power detection circuit
CN103678060A (en) Self-repairing device for computer mainboard
CN210534715U (en) Circuit for preventing computer from being halted due to long-time pressing of POWER key
JP2012044655A (en) Reset circuit and electronic device
TWI482090B (en) System capable of booting through a universal serial bus device and method thereof
TWI631458B (en) Motherboard and computer system thereof
CN206209583U (en) A kind of calculator restarts protector
TW201131345A (en) Power control system, power control method, and computer system having the same
TW201535100A (en) Electronic device and power management method
US9213383B2 (en) Switching circuit module, computer system, and method for controlling computer system reset thereof
CN210745101U (en) Power supply control circuit
CN210609113U (en) One-key switching circuit
CN105573459B (en) Electronic device and signal processing method
TW201329691A (en) Electronic system with power saving function

Legal Events

Date Code Title Description
MK4K Expiration of patent term of a granted utility model