TWI482090B - System capable of booting through a universal serial bus device and method thereof - Google Patents
System capable of booting through a universal serial bus device and method thereof Download PDFInfo
- Publication number
- TWI482090B TWI482090B TW100132213A TW100132213A TWI482090B TW I482090 B TWI482090 B TW I482090B TW 100132213 A TW100132213 A TW 100132213A TW 100132213 A TW100132213 A TW 100132213A TW I482090 B TWI482090 B TW I482090B
- Authority
- TW
- Taiwan
- Prior art keywords
- logic
- power
- universal serial
- serial bus
- change
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/177—Initialisation or configuration control
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/24—Resetting means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/4401—Bootstrapping
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computer Security & Cryptography (AREA)
- Power Sources (AREA)
Description
本發明係有關於一種系統及其方法,尤指一種可經由通用序列匯流排裝置開機的系統及其方法。The present invention relates to a system and method thereof, and more particularly to a system and method thereof that can be powered up via a universal serial busbar arrangement.
在先前技術中,當使用者想要開啟一主機時,使用者係按下主機上的電源開關。然後,主機內的基本輸出輸入單元會根據產生自電源開關的訊號以及儲存於基本輸出輸入單元內的開機順序設定值,依序開啟主機內的裝置及耦接於主機的周邊裝置,其中主機通常係先從主機內的硬碟開機。In the prior art, when the user wants to turn on a host, the user presses the power switch on the host. Then, the basic output input unit in the host sequentially turns on the device in the host and the peripheral device coupled to the host according to the signal generated from the power switch and the power-on sequence setting value stored in the basic output input unit, wherein the host usually It is booted from the hard drive inside the host.
然而,當使用者想使用主機且主機係為關機狀態時,根據先前技術使用者必須費心地找尋主機上的電源開關,然後按下主機上的電源開關,以使主機依照開機順序設定值先從主機內的硬碟慢慢開機。另外,隨著雲端技術的進步,主機或許不再有硬碟。因此,先從主機內的硬碟開機也許將不符合雲端技術未來的趨勢。However, when the user wants to use the host and the host is in the off state, according to the prior art, the user must bother to find the power switch on the host, and then press the power switch on the host to make the host set the value according to the boot order. The hard disk in the host computer is slowly turned on. In addition, with the advancement of cloud technology, the host may no longer have a hard disk. Therefore, booting from the hard drive inside the host may not meet the future trend of cloud technology.
綜上所述,主機依照開機順序設定值先從主機內的硬碟開機,對於使用者而言既不方便,也不符合雲端技術未來的趨勢。In summary, the host first starts from the hard disk in the host according to the boot order setting value, which is inconvenient for the user and does not conform to the future trend of the cloud technology.
本發明的一實施例提供一種可經由通用序列匯流排裝置開機的系統。該系統包含一通用序列匯流排連接埠、一嵌入式控制器、一平台控制器中樞及一基本輸出輸入單元。該嵌入式控制器係耦接於該通用序列匯流排連接埠,用以當該系統關機且至少一通用序列匯流排裝置插入該通用序列匯流排連接埠時,產生一開機訊號;該平台控制器中樞係用以根據該開機訊號喚醒;該基本輸出輸入單元係耦接於該平台控制器中樞和該嵌入式控制器,其中該基本輸出輸入單元具有一開機順序設定值,且當該基本輸出輸入單元根據該開機訊號喚醒時,該基本輸出輸入單元根據該開機順序設定值,透過該平台控制器中樞以優先從該至少一通用序列匯流排裝置開始開機。An embodiment of the invention provides a system that can be powered up via a universal serial bus arrangement. The system includes a universal serial bus bar, an embedded controller, a platform controller hub, and a basic output input unit. The embedded controller is coupled to the universal serial bus port for generating a power-on signal when the system is powered off and at least one universal serial bus device is inserted into the universal serial bus port; the platform controller The central system is configured to wake up according to the boot signal; the basic output input unit is coupled to the platform controller hub and the embedded controller, wherein the basic output input unit has a power-on sequence setting value, and when the basic output input When the unit wakes up according to the power-on signal, the basic output input unit starts to boot from the at least one universal sequence bus device through the platform controller hub according to the power-on sequence setting value.
本發明的另一實施例提供一種可經由通用序列匯流排裝置開機的方法。該方法包含當一系統關機且至少一通用序列匯流排裝置插入一通用序列匯流排連接埠時,一嵌入式控制器產生一開機訊號;根據該開機訊號,喚醒一平台控制器中樞和一基本輸出輸入單元;該基本輸出輸入單元根據一開機順序設定值,透過該平台控制器中樞以優先從該至少一通用序列匯流排裝置開始開機。Another embodiment of the present invention provides a method of booting via a universal serial bus device. The method includes: when a system is shut down and at least one universal serial bus device is inserted into a universal serial bus port, an embedded controller generates a power-on signal; and wakes up a platform controller hub and a basic output according to the power-on signal The input unit; the basic output input unit is configured to preferentially start from the at least one universal serial busbar device according to a power-on sequence setting value.
本發明提供一種可經由通用序列匯流排裝置開機的系統及其方法。該系統及方法係利用一嵌入式控制器當該系統關機且至少一通用序列匯流排裝置插入伊通用序列匯流排連接埠時,產生一開機訊號。然後,一基本輸出輸入單元可根據依開機順序設定值,透過一平台控制器中樞以優先從該至少一通用序列匯流排裝置開始開機。如此,一使用者將可非常方便地利用該通用序列匯流排裝置插入該系統以開啟該系統,而不須費心地找尋該系統上的電源開關。另外,隨著一雲端技術的進步,該系統內或許不再有一硬碟。因此,本發明亦可符合該雲端技術未來的趨勢。The present invention provides a system and method thereof that can be powered up via a universal serial busbar arrangement. The system and method utilizes an embedded controller to generate a power-on signal when the system is powered off and at least one universal serial bus device is plugged into the universal serial bus interface. Then, a basic output input unit can be booted from the at least one universal serial bus device by a platform controller hub according to the boot sequence setting value. As such, a user can conveniently insert the universal serial bus device into the system to turn the system on without having to bother looking for a power switch on the system. In addition, with the advancement of a cloud technology, there may be no more hard disk in the system. Therefore, the present invention can also conform to the future trend of the cloud technology.
請參照第1圖,第1圖係為本發明的一實施例說明一種可經由通用序列匯流排裝置開機的系統100的示意圖。系統100包含一通用序列匯流排連接埠102、一嵌入式控制器104、一平台控制器中樞(Platform Controller Hub,PCH)106及一基本輸出輸入單元(Basic Input/Output System,BIOS)108。嵌入式控制器102係透過一通用型輸入輸出(General Purpose I/O)接腳110耦接於通用序列匯流排連接埠102,用以當系統100關機、嵌入式控制器102的外部裝置開機功能被致能且至少一通用序列匯流排裝置插入通用序列匯流排連接埠102時,產生一開機訊號BS;平台控制器中樞(Platform Controller Hub,PCH)106係用以根據開機訊號BS喚醒,其中通用型輸入輸出接腳110可耦接於通用序列匯流排連接埠102的8個接腳中的任一接腳;基本輸出輸入單元(Basic Input/Output System,BIOS)108係耦接於平台控制器中樞106和嵌入式控制器104,其中基本輸出輸入單元108內的記憶體1082具有一開機順序設定值BSSV,且開機順序設定值BSSV內係儲存連接系統100的至少一裝置的代碼。基本輸出輸入單元108可根據嵌入式控制器102的外部裝置開機功能,改變開機順序設定值BSSV,或基本輸出輸入單元108可根據開機訊號BS,改變開機順序設定值BSSV。當基本輸出輸入單元108根據開機訊號BS喚醒時,基本輸出輸入單元108即可根據改變過的開機順序設定值BSSV透過平台控制器中樞106以優先從至少一通用序列匯流排裝置開始開機,然後再根據開機順序設定值BSSV,依序開啟系統100內的裝置及耦接於系統100的周邊裝置。Please refer to FIG. 1. FIG. 1 is a schematic diagram showing a system 100 that can be powered on via a universal serial busbar device according to an embodiment of the present invention. The system 100 includes a universal serial bus interface 102, an embedded controller 104, a platform controller hub (PCH) 106, and a basic input/output system (BIOS) 108. The embedded controller 102 is coupled to the universal serial bus port 102 via a general purpose I/O pin 110 for turning off the system 100 and the external device of the embedded controller 102. When the at least one universal serial bus device is enabled and inserted into the universal serial bus interface 102, a power-on signal BS is generated; the platform controller hub (PCH) 106 is used to wake up according to the power-on signal BS, wherein the universal The input/output pin 110 can be coupled to any one of the eight pins of the universal serial bus port 102; the basic input/output system (BIOS) 108 is coupled to the platform controller. The hub 106 and the embedded controller 104, wherein the memory 1082 in the basic output input unit 108 has a power-on sequence setting value BSSV, and the power-on sequence setting value BSSV stores code of at least one device of the connection system 100. The basic output input unit 108 can change the boot sequence setting value BSSV according to the external device boot function of the embedded controller 102, or the basic output input unit 108 can change the boot sequence set value BSSV according to the boot signal BS. When the basic output input unit 108 wakes up according to the power-on signal BS, the basic output input unit 108 can preferentially start from at least one universal serial bus device according to the changed power-on sequence setting value BSSV through the platform controller hub 106, and then The devices in the system 100 and the peripheral devices coupled to the system 100 are sequentially turned on according to the boot sequence setting value BSSV.
請參照第2圖至第5圖,第2圖至第5圖係為說明通用型輸入輸出接腳110的邏輯電位變化的示意圖。根據進階組態與電源介面(advanced configuration and power interface,ACPI)的規範,當系統100處於關機狀態時,系統100仍具有S5的電源。因此,當一通用序列匯流排裝置插入通用序列匯流排連接埠102時,通用型輸入輸出接腳110會根據S5的電源,產生一邏輯電位變化。如第2圖所示,通用型輸入輸出接腳110的邏輯電位變化係為一邏輯低電位LLV到一邏輯高電位LHV的變化,且邏輯高電位LHV係高於一第一預定值FPV;如第3圖所示,通用型輸入輸出接腳110的邏輯電位變化係為邏輯低電位LLV到邏輯高電位LHV的變化,且邏輯高電位LHV係持續一高於第一預定值FPV的第一預定時間T1;如第4圖所示,通用型輸入輸出接腳110的邏輯電位變化係為邏輯高電位LHV到邏輯低電位LLV的變化,且邏輯低電位LLV係低於一第二預定值SPV;如第5圖所示,通用型輸入輸出接腳110的邏輯電位變化係為邏輯高電位LHV到邏輯低電位LLV的變化,且邏輯低電位LLV係持續一低於第二預定值SPV的第二預定時間T2。因此,嵌入式控制器104即可根據通用型輸入輸出接腳110的邏輯電位變化,產生開機訊號BS。Referring to FIGS. 2 to 5, FIGS. 2 to 5 are diagrams for explaining changes in the logic potential of the general-purpose input/output pin 110. According to the specifications of the advanced configuration and power interface (ACPI), when the system 100 is in the off state, the system 100 still has the power of the S5. Therefore, when a general-purpose serial bus device is inserted into the universal serial bus port 102, the general-purpose input/output pin 110 generates a logic potential change according to the power supply of S5. As shown in FIG. 2, the logic potential change of the general-purpose input/output pin 110 is a change from a logic low potential LLV to a logic high potential LHV, and the logic high potential LHV is higher than a first predetermined value FPV; As shown in FIG. 3, the logic potential change of the general-purpose input/output pin 110 is a change from the logic low potential LLV to the logic high potential LHV, and the logic high potential LHV continues for a first predetermined time higher than the first predetermined value FPV. Time T1; as shown in FIG. 4, the logic potential change of the general-purpose input/output pin 110 is a change from a logic high potential LHV to a logic low potential LLV, and the logic low potential LLV is lower than a second predetermined value SPV; As shown in FIG. 5, the logic potential change of the general-purpose input/output pin 110 is a change from the logic high potential LHV to the logic low potential LLV, and the logic low potential LLV continues for a second lower than the second predetermined value SPV. Scheduled time T2. Therefore, the embedded controller 104 can generate the boot signal BS according to the logic potential change of the general-purpose input/output pin 110.
另外,當複數個通用序列匯流排裝置同時插入通用序列匯流排連接埠102時,基本輸出輸入單元108將根據開機順序設定值BSSV及通用序列匯流排連接埠102的連接埠之順序,透過平台控制器中樞106以優先從複數個通用序列匯流排裝置中的一通用序列匯流排裝置開始開機。In addition, when a plurality of general-purpose serial bus devices are simultaneously inserted into the universal serial bus port 102, the basic output input unit 108 is controlled by the platform according to the order of the power-on sequence setting value BSSV and the universal sequence bus bar connection port 102. The hub 106 is initially powered on starting from a universal sequence busbar device of the plurality of universal serial busbar devices.
請參照第6圖,第6圖係為本發明的另一實施例說明一種可經由通用序列匯流排裝置開機的系統600的示意圖。系統600和系統100的差別在於嵌入式控制器102係透過一邏輯電路612耦接於通用序列匯流排連接埠102。如第6圖所示,邏輯電路612係為一及閘,邏輯電路612具有一第一輸入端,耦接於通用序列匯流排連接埠102的一接腳,一第二輸入端,耦接於通用序列匯流排連接埠102的另一接腳,及一輸出端,耦接於嵌入式控制器104。當一通用序列匯流排裝置插入通用序列匯流排連接埠102時,邏輯電路612的第一輸入端與第二輸入端的會根據S5的電源,產生第一邏輯電位變化,而邏輯電路612的輸出端則可根據一及的邏輯運算(AND logic operation)和第一邏輯電位變化,輸出一第二邏輯電位變化。因此,嵌入式控制器104即可根據輯電路612的輸出端的第二邏輯電位變化,產生開機訊號BS。另外,系統600的其餘操作原理皆和系統100相同,在此不再贅述。此外,本發明並不受限於邏輯電路612係為及閘,亦即邏輯電路612可為其他邏輯電路。因此,只要嵌入式控制器104係根據一邏輯電路的輸出端的邏輯電位變化,產生開機訊號BS,即落入本發明的範疇。Please refer to FIG. 6. FIG. 6 is a schematic diagram showing a system 600 that can be powered on via a universal serial busbar device according to another embodiment of the present invention. The difference between the system 600 and the system 100 is that the embedded controller 102 is coupled to the universal serial bus port 102 via a logic circuit 612. As shown in FIG. 6, the logic circuit 612 is a gate. The logic circuit 612 has a first input terminal coupled to a pin of the universal serial bus bar port 102, and a second input terminal coupled to the second input terminal. The other pin of the universal serial bus port 102 and an output are coupled to the embedded controller 104. When a general-purpose serial bus device is inserted into the universal serial bus port 102, the first input terminal and the second input terminal of the logic circuit 612 generate a first logic potential change according to the power source of S5, and the output of the logic circuit 612 is output. Then, a second logic potential change can be output according to an AND logic operation and a first logic potential change. Therefore, the embedded controller 104 can generate the boot signal BS according to the second logic potential change at the output of the circuit 612. In addition, the remaining operating principles of the system 600 are the same as those of the system 100, and are not described herein again. Moreover, the present invention is not limited to the logic circuit 612 being a gate, that is, the logic circuit 612 can be other logic circuits. Therefore, as long as the embedded controller 104 generates a power-on signal BS according to a logic potential change at the output of a logic circuit, it falls within the scope of the present invention.
請參照第7圖,第7圖係為本發明的另一實施例說明一種可經由通用序列匯流排裝置開機的方法之流程圖。第7圖之方法係利用第1圖的系統100和第6圖的系統600說明,詳細步驟如下:Please refer to FIG. 7. FIG. 7 is a flow chart showing a method for booting via a universal serial bus device according to another embodiment of the present invention. The method of Fig. 7 is illustrated by the system 100 of Fig. 1 and the system 600 of Fig. 6, the detailed steps are as follows:
步驟700:開始;Step 700: Start;
步驟702:致能嵌入式控制器104的外部裝置開機功能;Step 702: Enable an external device boot function of the embedded controller 104.
步驟704:關機系統100;Step 704: Shut down the system 100;
步驟706:當系統100關機且至少一通用序列匯流排裝置插入一通用序列匯流排連接埠102時,嵌入式控制器104產生開機訊號BS;Step 706: When the system 100 is shut down and at least one universal sequence bus device is inserted into a universal serial bus port 102, the embedded controller 104 generates a power-on signal BS;
步驟708:根據開機訊號BS,喚醒平台控制器中樞106和基本輸出輸入單元108;Step 708: waking up the platform controller hub 106 and the basic output input unit 108 according to the boot signal BS;
步驟710:基本輸出輸入單元108根據開機順序設定值BSSV,透過平台控制器中樞106以優先從至少一通用序列匯流排裝置開始開機;Step 710: The basic output input unit 108 starts to boot from the at least one universal sequence busbar device through the platform controller hub 106 according to the power-on sequence setting value BSSV.
步驟712:結束。Step 712: End.
在步驟702中,使用者致能系統100內嵌入式控制器104的外部裝置開機功能。因為在系統100重新啟動後,嵌入式控制器104的外部裝置開機功能才會生效,所以在步驟704中,使用者要將系統100關機。在步驟706中,嵌入式控制器104係根據通用型輸入輸出接腳110的邏輯電位變化,產生開機訊號BS,其中通用型輸入輸出接腳110可耦接於通用序列匯流排連接埠102的8個接腳中的任一接腳。當至少一通用序列匯流排裝置插入通用序列匯流排連接埠102時,通用型輸入輸出接腳110會根據S5的電源,產生邏輯電位變化。因此,嵌入式控制器104即可根據通用型輸入輸出接腳110的邏輯電位變化,產生開機訊號BS。另外,通用型輸入輸出接腳110的邏輯電位變化係如第2圖至第5圖所示,在此不再贅述。在本發明的另一實施例中,嵌入式控制器104係根據邏輯電路612(如第6圖所示)的輸出端的邏輯電位變化,產生開機訊號BS。在步驟710中,基本輸出輸入單元108內的記憶體1082具有一開機順序設定值BSSV,且開機順序設定值BSSV內係儲存連接系統100的至少一裝置的代碼。基本輸出輸入單元108可根據嵌入式控制器102的外部裝置開機功能,改變開機順序設定值BSSV,或基本輸出輸入單元108可根據開機訊號BS,改變開機順序設定值BSSV。因此,當基本輸出輸入單元108根據開機訊號BS喚醒時,基本輸出輸入單元108即可根據改變過的開機順序設定值BSSV透過平台控制器中樞106以優先從至少一通用序列匯流排裝置開始開機,然後再根據開機順序設定值BSSV,依序開啟系統100內的裝置及耦接於系統100的周邊裝置。In step 702, the user enables the external device boot function of the embedded controller 104 within the system 100. Because the external device boot function of the embedded controller 104 will not take effect after the system 100 is restarted, in step 704, the user will shut down the system 100. In step 706, the embedded controller 104 generates a boot signal BS according to the logic potential change of the general-purpose input/output pin 110. The general-purpose input/output pin 110 can be coupled to the universal serial bus port 102. Any of the pins. When at least one general-purpose serial bus device is inserted into the universal serial bus port 102, the general-purpose input/output pin 110 generates a logic potential change according to the power supply of S5. Therefore, the embedded controller 104 can generate the boot signal BS according to the logic potential change of the general-purpose input/output pin 110. In addition, the logic potential change of the general-purpose input/output pin 110 is as shown in FIGS. 2 to 5, and details are not described herein again. In another embodiment of the invention, the embedded controller 104 generates a turn-on signal BS based on a change in logic potential at the output of the logic circuit 612 (shown in FIG. 6). In step 710, the memory 1082 in the basic output input unit 108 has a power-on sequence setting value BSSV, and the power-on sequence setting value BSSV stores code of at least one device of the connection system 100. The basic output input unit 108 can change the boot sequence setting value BSSV according to the external device boot function of the embedded controller 102, or the basic output input unit 108 can change the boot sequence set value BSSV according to the boot signal BS. Therefore, when the basic output input unit 108 wakes up according to the power-on signal BS, the basic output input unit 108 can preferentially start the power-on from the at least one universal serial bus device according to the changed power-on sequence setting value BSSV through the platform controller hub 106. Then, according to the boot sequence setting value BSSV, the devices in the system 100 and the peripheral devices coupled to the system 100 are sequentially turned on.
綜上所述,本發明所提供的可經由通用序列匯流排裝置開機的系統及其方法,係利用嵌入式控制器當系統關機且至少一通用序列匯流排裝置插入通用序列匯流排連接埠時,產生開機訊號。然後,基本輸出輸入單元可根據開機順序設定值,透過平台控制器中樞以優先從至少一通用序列匯流排裝置開始開機。如此,使用者將可非常方便地利用通用序列匯流排裝置插入系統以開啟系統,而不須費心地找尋系統上的電源開關。另外,隨著雲端技術的進步,系統內或許不再有硬碟。因此,本發明亦可符合雲端技術未來的趨勢。In summary, the system and method for booting via a universal serial bus device are provided by the embedded controller when the system is powered off and at least one universal serial bus device is inserted into the universal serial bus port. Generate a power-on signal. Then, the basic output input unit can set the value according to the power-on sequence, and the power is preferentially started from the at least one universal serial bus device through the platform controller hub. In this way, the user can easily insert the system into the system by using the universal serial bus device without having to bother looking for the power switch on the system. In addition, with the advancement of cloud technology, there may be no hard disk in the system. Therefore, the present invention can also conform to the future trend of cloud technology.
以上所述僅為本發明之較佳實施例,凡依本發明申請專利範圍所做之均等變化與修飾,皆應屬本發明之涵蓋範圍。The above are only the preferred embodiments of the present invention, and all changes and modifications made to the scope of the present invention should be within the scope of the present invention.
100、600...系統100, 600. . . system
102...通用序列匯流排連接埠102. . . Universal serial bus connection埠
104...嵌入式控制器104. . . Embedded controller
106...平台控制器中樞106. . . Platform controller hub
108...基本輸出輸入單元108. . . Basic output input unit
110...通用型輸入輸出接腳110. . . Universal input and output pin
612...邏輯電路612. . . Logic circuit
1082...記憶體1082. . . Memory
BS...開機訊號BS. . . Boot signal
BSSV...開機順序設定值BSSV. . . Power-on sequence setting
FPV...第一預定值FPV. . . First predetermined value
LHV...邏輯高電位LHV. . . Logic high potential
LLV...邏輯低電位LLV. . . Logical low potential
SPV...第二預定值SPV. . . Second predetermined value
T1...第一預定時間T1. . . First scheduled time
T2...第二預定時間T2. . . Second scheduled time
700至712...步驟700 to 712. . . step
第1圖係為本發明的一實施例說明一種可經由通用序列匯流排裝置開機的系統的示意圖。1 is a schematic diagram of a system that can be powered up via a universal serial busbar device in accordance with an embodiment of the present invention.
第2圖、第3圖、第4圖和第5圖係為說明通用型輸入輸出接腳的邏輯電位變化的示意圖。Fig. 2, Fig. 3, Fig. 4, and Fig. 5 are diagrams for explaining changes in logic potential of a general-purpose input/output pin.
第6圖係為本發明的另一實施例說明一種可經由通用序列匯流排裝置開機的系統的示意圖。Figure 6 is a schematic illustration of a system that can be powered up via a universal serial busbar device in accordance with another embodiment of the present invention.
第7圖係為本發明的另一實施例說明一種可經由通用序列匯流排裝置開機的方法之流程圖。Figure 7 is a flow chart illustrating a method of booting via a universal serial bus device in accordance with another embodiment of the present invention.
100...系統100. . . system
102...通用序列匯流排連接埠102. . . Universal serial bus connection埠
104...嵌入式控制器104. . . Embedded controller
106...平台控制器中樞106. . . Platform controller hub
108...基本輸出輸入單元108. . . Basic output input unit
110...通用型輸入輸出接腳110. . . Universal input and output pin
1082...記憶體1082. . . Memory
BS...開機訊號BS. . . Boot signal
BSSV...開機順序設定值BSSV. . . Power-on sequence setting
Claims (22)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW100132213A TWI482090B (en) | 2011-09-07 | 2011-09-07 | System capable of booting through a universal serial bus device and method thereof |
CN201110287895.8A CN102981588B (en) | 2011-09-07 | 2011-09-26 | System and method capable of starting up through universal sequence bus device |
US13/316,567 US8954717B2 (en) | 2011-09-07 | 2011-12-12 | System capable of booting through a universal serial bus device and method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW100132213A TWI482090B (en) | 2011-09-07 | 2011-09-07 | System capable of booting through a universal serial bus device and method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201312465A TW201312465A (en) | 2013-03-16 |
TWI482090B true TWI482090B (en) | 2015-04-21 |
Family
ID=47754055
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW100132213A TWI482090B (en) | 2011-09-07 | 2011-09-07 | System capable of booting through a universal serial bus device and method thereof |
Country Status (3)
Country | Link |
---|---|
US (1) | US8954717B2 (en) |
CN (1) | CN102981588B (en) |
TW (1) | TWI482090B (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105702268A (en) * | 2014-11-27 | 2016-06-22 | 英业达科技有限公司 | Electronic device and disk driver tray ejection method |
CN109117407B (en) * | 2018-09-27 | 2021-07-06 | 郑州云海信息技术有限公司 | Management board card and server |
US10929320B1 (en) * | 2019-12-06 | 2021-02-23 | Quanta Computer Inc. | Control circuit for dynamic bifurcation control |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200632660A (en) * | 2005-03-02 | 2006-09-16 | Ulead Systems Inc | Plug and play system and the method of the same |
TW200825901A (en) * | 2006-12-06 | 2008-06-16 | Micro Star Int Co Ltd | System capable of loading bootstrapping program to boot mainboard by different interfaces and method thereof |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW539998B (en) * | 2001-12-27 | 2003-07-01 | Winbond Electronics Corp | Computer booting device using smart card interface and the method thereof |
CN1312581C (en) * | 2004-03-25 | 2007-04-25 | 绿创科技股份有限公司 | External starter for pc system |
US7895384B2 (en) * | 2004-05-10 | 2011-02-22 | Sony Computer Entertainment Inc. | Portable terminal and USB device |
CN101526841B (en) * | 2008-03-06 | 2012-11-14 | 华硕电脑股份有限公司 | Computer system and power saving method |
CN101609405A (en) * | 2008-06-16 | 2009-12-23 | 宏碁股份有限公司 | Computer starting-up selection device, computer starting-up selection method and computer system |
-
2011
- 2011-09-07 TW TW100132213A patent/TWI482090B/en active
- 2011-09-26 CN CN201110287895.8A patent/CN102981588B/en active Active
- 2011-12-12 US US13/316,567 patent/US8954717B2/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200632660A (en) * | 2005-03-02 | 2006-09-16 | Ulead Systems Inc | Plug and play system and the method of the same |
TW200825901A (en) * | 2006-12-06 | 2008-06-16 | Micro Star Int Co Ltd | System capable of loading bootstrapping program to boot mainboard by different interfaces and method thereof |
Also Published As
Publication number | Publication date |
---|---|
US8954717B2 (en) | 2015-02-10 |
CN102981588A (en) | 2013-03-20 |
CN102981588B (en) | 2015-03-18 |
TW201312465A (en) | 2013-03-16 |
US20130061030A1 (en) | 2013-03-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9367446B2 (en) | Computer system and data recovery method for a computer system having an embedded controller | |
TW201802694A (en) | Graceful shutdown with asynchronous DRAM refresh of non-volatile dual in-line memory module | |
JP2006120114A (en) | Computer which has multifunctional power button and related method | |
US8850175B2 (en) | Computer apparatus and resetting method for real time clock thereof | |
TWI479303B (en) | Sleep status controlling system, computer system, and sleep status detecting method thereof | |
TW202122999A (en) | System and method for dynamic bifurcation control | |
TW515995B (en) | Method allowing to configure computer system as wake on LAN | |
US20130179672A1 (en) | Computer and quick booting method thereof | |
TWI482090B (en) | System capable of booting through a universal serial bus device and method thereof | |
US20120278542A1 (en) | Computer system and sleep control method thereof | |
TWI693513B (en) | Server system and power saving method thereof | |
TWI489296B (en) | Computer | |
US8856560B2 (en) | Settings based on output powered by low power state power rail | |
TWI526817B (en) | Computer system, adaptable hibernation control module and control method thereof | |
WO2018058717A1 (en) | Non-volatile storage device, method, computer system, and standby or hibernate implementation method | |
TWI413335B (en) | Computer and method for charging portable electronic apparatus thereof | |
US9311172B2 (en) | External electronic device | |
TWI459189B (en) | Motherboard and power management method thereof | |
TWI579767B (en) | Quick boot computer system and method, the computer can read the recording media and computer program products | |
TWI533215B (en) | Power-on method and related server device | |
TWI668631B (en) | Computer device and startup method | |
TWI494744B (en) | Power control system and method thereof | |
TWI504195B (en) | Network apparatus and enabling method thereof | |
CN107807728B (en) | Shutdown discharge system | |
TWI615878B (en) | Power supply switch apparatus |