TWI833444B - Chip on film package structure - Google Patents

Chip on film package structure Download PDF

Info

Publication number
TWI833444B
TWI833444B TW111143442A TW111143442A TWI833444B TW I833444 B TWI833444 B TW I833444B TW 111143442 A TW111143442 A TW 111143442A TW 111143442 A TW111143442 A TW 111143442A TW I833444 B TWI833444 B TW I833444B
Authority
TW
Taiwan
Prior art keywords
heat dissipation
layer
chip
patch
insulating protective
Prior art date
Application number
TW111143442A
Other languages
Chinese (zh)
Other versions
TW202420517A (en
Inventor
賴奎佑
Original Assignee
南茂科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 南茂科技股份有限公司 filed Critical 南茂科技股份有限公司
Priority to TW111143442A priority Critical patent/TWI833444B/en
Priority to CN202310152035.6A priority patent/CN118039579A/en
Application granted granted Critical
Publication of TWI833444B publication Critical patent/TWI833444B/en
Publication of TW202420517A publication Critical patent/TW202420517A/en

Links

Images

Landscapes

  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

A chip on film package structure includes a flexible circuit substrate, a chip and a heat dissipation structure. The flexible circuit substrate has a first surface and a second surface opposite to each other. The first surface has a chip bonding area. The chip is disposed on the chip bonding area and bonded to the flexible circuit substrate. The heat dissipation structure is disposed on at least one of the first surface and the second surface. The heat dissipation structure includes a first heat dissipation sheet. The first heat dissipation sheet includes a first bottom adhesive, a first heat dissipation layer and a first insulating protection layer. The first bottom adhesive is attached to the first surface of the first heat dissipation layer. The first insulating protection layer is disposed on the second surface of the first heat dissipation layer. The first insulating protection layer and the first heat dissipation layer are repeatedly folded to form a fin-shaped structure or the first heat dissipation sheet further includes a fin-shaped structure formed on the first insulating protection layer.

Description

薄膜覆晶封裝結構Thin film flip-chip packaging structure

本發明是有關於一種薄膜覆晶封裝結構。The invention relates to a thin film flip-chip packaging structure.

在半導體工業中,會藉由封裝製程將晶片封裝,藉此保護晶片不受外界環境所影響。在顯示面板的產業中,常會將高效能之晶片以覆晶封裝的方式設置於可撓性電路板上,以得到薄膜覆晶封裝結構。隨著半導體製程技術的提升,晶片朝高功率、高引腳數的方向發展。然而,這導致了薄膜覆晶封裝結構中之晶片所產生的熱量也越來越高。因此,目前亟需一種可以提升薄膜覆晶封裝結構之散熱能力的方法。In the semiconductor industry, chips are packaged through a packaging process to protect the chips from the external environment. In the display panel industry, high-performance chips are often placed on flexible circuit boards in a flip-chip package to obtain a thin film flip-chip package structure. With the improvement of semiconductor process technology, chips are developing towards high power and high pin count. However, this has resulted in increasing amounts of heat generated by the chips in the thin film flip-chip packaging structure. Therefore, there is an urgent need for a method that can improve the heat dissipation capability of thin film flip-chip packaging structures.

本發明提供一種薄膜覆晶封裝結構,可以改善晶片因為溫度過高而降低效能的問題。The invention provides a thin film flip-chip packaging structure, which can improve the problem of reduced performance of the chip due to excessive temperature.

本發明的至少一實施例提供一種薄膜覆晶封裝結構。薄膜覆晶封裝結構包括可撓性電路基板、晶片以及散熱結構。可撓性電路基板具有相對的第一表面與第二表面。第一表面具有晶片接合區。晶片設置於晶片接合區並接合可撓性電路基板。散熱結構設置於第一表面與第二表面的至少其中一者上,並對應晶片接合區。散熱結構包括第一散熱貼片。第一散熱貼片包括第一底膠層、第一散熱層以及第一絕緣保護層。第一底膠層貼附於第一散熱層的第一面。第一絕緣保護層配置於第一散熱層相對第一面的第二面。第一絕緣保護層與第一散熱層反覆彎摺形成鰭形結構或第一散熱貼片另外包括形成於第一絕緣保護層上的鰭形結構。At least one embodiment of the present invention provides a thin film flip-chip packaging structure. The thin film flip-chip packaging structure includes a flexible circuit substrate, a chip and a heat dissipation structure. The flexible circuit substrate has a first surface and a second surface opposite to each other. The first surface has a wafer bonding area. The chip is disposed in the chip bonding area and bonded to the flexible circuit substrate. The heat dissipation structure is disposed on at least one of the first surface and the second surface and corresponds to the chip bonding area. The heat dissipation structure includes a first heat dissipation patch. The first heat dissipation patch includes a first base glue layer, a first heat dissipation layer and a first insulating protective layer. The first primer layer is attached to the first surface of the first heat dissipation layer. The first insulating protective layer is disposed on the second side of the first heat dissipation layer opposite to the first side. The first insulating protective layer and the first heat dissipation layer are repeatedly bent to form a fin-shaped structure or the first heat dissipation patch further includes a fin-shaped structure formed on the first insulating protective layer.

基於上述,薄膜覆晶封裝結構可以利用具有鰭形結構的散熱結構增加散熱面積或者透過多層散熱材料與鰭形結構的組合,有效提升薄膜覆晶封裝結構整體的散熱效率。Based on the above, the film flip-chip packaging structure can use a heat dissipation structure with a fin-shaped structure to increase the heat dissipation area, or through the combination of multi-layer heat dissipation materials and fin-shaped structures, effectively improve the overall heat dissipation efficiency of the film flip-chip packaging structure.

圖1A是依照本發明的一實施例的一種第一散熱貼片300的俯視示意圖。圖1B是圖1A的線a-a’的剖面示意圖。請參考圖1A與圖1B,第一散熱貼片300包括第一底膠層312、第一散熱層314以及第一絕緣保護層318,且第一散熱貼片300另外包括形成於第一絕緣保護層318上的鰭形結構320。FIG. 1A is a schematic top view of a first heat dissipation patch 300 according to an embodiment of the present invention. Fig. 1B is a schematic cross-sectional view along line a-a' of Fig. 1A. Referring to FIGS. 1A and 1B , the first heat dissipation patch 300 includes a first base layer 312 , a first heat dissipation layer 314 and a first insulating protection layer 318 , and the first heat dissipation patch 300 additionally includes a first insulating protection layer formed on Fin structure 320 on layer 318.

第一散熱層314的材質可包括金屬箔或石墨類薄膜,其中金屬箔例如是鋁箔或銅箔,但本發明不限於此。第一底膠層312貼附於第一散熱層314的第一面314a。在本實施例中,第一底膠層312的側邊與第一散熱層314的側邊對齊,但本發明不以此為限。在其他實施例中,第一底膠層312的面積小於第一散熱層314的面積,使第一底膠層312的側邊內縮於第一散熱層314的側邊。The material of the first heat dissipation layer 314 may include metal foil or graphite film, where the metal foil is, for example, aluminum foil or copper foil, but the invention is not limited thereto. The first primer layer 312 is attached to the first surface 314a of the first heat dissipation layer 314. In this embodiment, the sides of the first primer layer 312 are aligned with the sides of the first heat dissipation layer 314, but the invention is not limited thereto. In other embodiments, the area of the first primer layer 312 is smaller than the area of the first heat dissipation layer 314 , so that the sides of the first primer layer 312 are retracted from the sides of the first heat dissipation layer 314 .

第一絕緣保護層318配置於第一散熱層314相對第一面314a的第二面314b。在一些實施例中,第一散熱貼片300可選擇地更包括第一黏膠層316,且第一絕緣保護層318以第一黏膠層316貼附於第一散熱層314的第二面314b。第一絕緣保護層318的材質例如是聚醯亞胺(Polyimide,PI)或其他合適的高分子材料,但本發明不以此為限。在本實施例中,第一絕緣保護層318的面積大於第一散熱層314的面積,但本發明不以此為限。在其他實施例中,第一絕緣保護層318的面積等於第一散熱層314的面積。The first insulating protective layer 318 is disposed on the second surface 314b of the first heat dissipation layer 314 opposite to the first surface 314a. In some embodiments, the first heat dissipation patch 300 optionally further includes a first adhesive layer 316, and the first insulating protective layer 318 is attached to the second surface of the first heat dissipation layer 314 with the first adhesive layer 316. 314b. The material of the first insulating protective layer 318 is, for example, polyimide (PI) or other suitable polymer materials, but the present invention is not limited thereto. In this embodiment, the area of the first insulating protective layer 318 is larger than the area of the first heat dissipation layer 314, but the invention is not limited thereto. In other embodiments, the area of the first insulating protective layer 318 is equal to the area of the first heat dissipation layer 314 .

在本實施例中,鰭形結構320包括多條散熱膠條,所述散熱膠條間隔排列地設置於第一絕緣保護層318上。在一些實施例中,散熱膠條包括聚合物以及散布於前述聚合物中的導熱填料。聚合物可為熱固型聚合物或紫外光固化型聚合物。導熱填料的材質包括金屬粒子、氧化鋁、氧化鋅、氮化矽、氮化鋁、氮化硼、石墨烯、奈米碳管、奈米碳球、二氧化矽、二氧化鈦、二硼化鈦、玻璃、金鋼石、鑽石粉、碳化矽、碳化硼、碳化鎢或其組合或其他合適的材料。在本實施例中,在垂直於第一絕緣保護層318的表面的方向D1上,所有的散熱膠條皆重疊於第一散熱層314,藉此減少散熱膠條在製造過程中出現塌陷的機率。在其他實施例中,在垂直於第一絕緣保護層318的表面的方向D1上,部分的散熱膠條不重疊於第一散熱層314。In this embodiment, the fin-shaped structure 320 includes a plurality of heat dissipation rubber strips, and the heat dissipation rubber strips are arranged at intervals on the first insulating protective layer 318 . In some embodiments, the heat dissipation strip includes a polymer and a thermally conductive filler dispersed in the polymer. The polymer may be a thermoset polymer or a UV-curable polymer. Thermal conductive filler materials include metal particles, aluminum oxide, zinc oxide, silicon nitride, aluminum nitride, boron nitride, graphene, carbon nanotubes, carbon nanospheres, silicon dioxide, titanium dioxide, titanium diboride, Glass, diamond, diamond powder, silicon carbide, boron carbide, tungsten carbide or combinations thereof or other suitable materials. In this embodiment, in the direction D1 perpendicular to the surface of the first insulating protective layer 318, all the heat dissipation strips overlap the first heat dissipation layer 314, thereby reducing the probability of the heat dissipation strips collapsing during the manufacturing process. . In other embodiments, in the direction D1 perpendicular to the surface of the first insulating protective layer 318 , some of the heat dissipation strips do not overlap the first heat dissipation layer 314 .

更進一步而言,在本實施例中,這些散熱膠條構成鰭形結構320的多個鰭片322,這些鰭片322間隔排列並沿著一方向延伸。藉由這些鰭片322的設置,使得第一散熱貼片300與外界的接觸面積增加,也就是散熱面積增加,可進一步提高散熱效率。Furthermore, in this embodiment, these heat dissipation rubber strips constitute a plurality of fins 322 of the fin-shaped structure 320, and these fins 322 are spaced apart and extend along one direction. Through the arrangement of these fins 322, the contact area between the first heat dissipation patch 300 and the outside world is increased, that is, the heat dissipation area is increased, which can further improve the heat dissipation efficiency.

圖2A是依照本發明的一實施例的一種薄膜覆晶封裝結構10的仰視示意圖。圖2B是圖2A的線a-a’的剖面示意圖。在此必須說明的是,圖2A和圖2B的實施例沿用圖1A和圖1B的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明。關於省略部分的說明可參考前述實施例,在此不贅述。FIG. 2A is a schematic bottom view of a thin film flip-chip packaging structure 10 according to an embodiment of the present invention. Fig. 2B is a schematic cross-sectional view along line a-a' of Fig. 2A. It must be noted here that the embodiment of FIGS. 2A and 2B follows the component numbers and part of the content of the embodiment of FIGS. 1A and 1B , where the same or similar numbers are used to represent the same or similar elements, and the same or similar elements are omitted. Description of technical content. For descriptions of omitted parts, reference may be made to the foregoing embodiments and will not be described again here.

請參考圖2A與圖2B,薄膜覆晶封裝結構10包括可撓性電路基板100、晶片200以及散熱結構DS1。在本實施例中,散熱結構DS1包括如圖1A與圖1B所述的第一散熱貼片300。Referring to FIGS. 2A and 2B , the thin film flip-chip packaging structure 10 includes a flexible circuit substrate 100 , a chip 200 and a heat dissipation structure DS1 . In this embodiment, the heat dissipation structure DS1 includes the first heat dissipation patch 300 as shown in FIG. 1A and FIG. 1B .

可撓性電路基板100具有相對的第一表面100a與第二表面100b。第一表面100a具有晶片接合區CB。可撓性電路基板100包括可撓性基材110、導線層120以及防焊層130。在本實施例中,可撓性電路基板100為單面線路板,且可撓性基材110只有一側設置有導線層120以及防焊層130,但本發明不以此為限。在其他實施例中,可撓性電路基板100為雙面線路板,且可撓性基材110的兩側皆設置有導線層120以及防焊層130。The flexible circuit substrate 100 has an opposite first surface 100a and a second surface 100b. The first surface 100a has a wafer bonding area CB. The flexible circuit substrate 100 includes a flexible base material 110 , a conductor layer 120 and a solder mask layer 130 . In this embodiment, the flexible circuit substrate 100 is a single-sided circuit board, and the flexible base material 110 is provided with the wire layer 120 and the solder mask layer 130 on only one side, but the invention is not limited to this. In other embodiments, the flexible circuit substrate 100 is a double-sided circuit board, and the conductive layer 120 and the solder mask layer 130 are provided on both sides of the flexible substrate 110 .

在一些實施例中,可撓性基材110的材質例如是聚乙烯對苯二甲酸酯(polyethylene terephthalate,PET)、聚醯亞胺、聚醚(polyethersulfone,PES)、碳酸脂(polycarbonate,PC)或其他適合的可撓性材料。導線層120例如包含導線、接墊、引腳等線路結構。在一些實施例中,導線層120的材質例如是銅、銅合金、鍍錫銅或其他合適的材料。防焊層130局部覆蓋導線層120,且防焊層130具有一開口定義出晶片接合區CB。In some embodiments, the flexible substrate 110 is made of, for example, polyethylene terephthalate (PET), polyimide, polyethersulfone (PES), or polycarbonate (PC). ) or other suitable flexible material. The conductor layer 120 includes, for example, circuit structures such as conductors, pads, and pins. In some embodiments, the material of the conductive layer 120 is, for example, copper, copper alloy, tinned copper or other suitable materials. The solder mask 130 partially covers the conductor layer 120, and the solder mask 130 has an opening defining the chip bonding area CB.

晶片200設置於可撓性電路基板100的第一表面100a上,且位於晶片接合區CB中。晶片200接合可撓性電路基板100的導線層120。舉例來說,晶片200的凸塊202經過熱壓合製程而與導線層120中的內引腳共晶接合。在一些實施例中晶片200可以是驅動晶片或任何適宜的晶片。在一些實施例中,底部填充材UF至少填充於晶片200與可撓性電路基板100之間,以保護凸塊202與內引腳的電性接點。The chip 200 is disposed on the first surface 100a of the flexible circuit substrate 100 and is located in the chip bonding area CB. The wafer 200 is bonded to the wire layer 120 of the flexible circuit substrate 100 . For example, the bumps 202 of the chip 200 are eutectic bonded to the inner pins in the conductive layer 120 through a thermal compression bonding process. In some embodiments wafer 200 may be a driver wafer or any suitable wafer. In some embodiments, the underfill material UF is filled at least between the chip 200 and the flexible circuit substrate 100 to protect the electrical contacts between the bumps 202 and the inner pins.

散熱結構DS1設置於可撓性電路基板100的第一表面100a與第二表面100b的至少其中一者上,並對應晶片接合區CB。在本實施例中,散熱結構DS1設置於可撓性電路基板100的第二表面100b上。具體來說,散熱結構DS1的第一散熱貼片300以第一底膠層312貼附於第二表面100b上相對於晶片接合區CB的位置。第一散熱貼片300的鰭形結構320包括多個鰭片322(即散熱膠條),間隔排列並沿著晶片200的長邊200a延伸。這些鰭片322可使第一散熱貼片300與外界的接觸面積增加,也就是散熱面積增加,有助於提升薄膜覆晶封裝結構10整體的散熱效率。The heat dissipation structure DS1 is disposed on at least one of the first surface 100a and the second surface 100b of the flexible circuit substrate 100 and corresponds to the chip bonding area CB. In this embodiment, the heat dissipation structure DS1 is disposed on the second surface 100b of the flexible circuit substrate 100. Specifically, the first heat dissipation patch 300 of the heat dissipation structure DS1 is attached to the second surface 100b with the first primer layer 312 at a position relative to the chip bonding area CB. The fin-shaped structure 320 of the first heat dissipation patch 300 includes a plurality of fins 322 (ie, heat dissipation strips), which are spaced apart and extend along the long side 200 a of the chip 200 . These fins 322 can increase the contact area between the first heat dissipation patch 300 and the outside world, that is, increase the heat dissipation area, which helps to improve the overall heat dissipation efficiency of the thin film flip-chip packaging structure 10 .

圖3A是依照本發明的一實施例的一種薄膜覆晶封裝結構20的俯視示意圖。圖3B是圖3A的線a-a’的剖面示意圖。在此必須說明的是,圖3A和圖3B的實施例沿用圖2A和圖2B的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明。關於省略部分的說明可參考前述實施例,在此不贅述。FIG. 3A is a schematic top view of a thin film flip-chip packaging structure 20 according to an embodiment of the present invention. Fig. 3B is a schematic cross-sectional view along line a-a' of Fig. 3A. It must be noted here that the embodiment of FIGS. 3A and 3B follows the component numbers and part of the content of the embodiment of FIGS. 2A and 2B , where the same or similar numbers are used to represent the same or similar elements, and the same or similar elements are omitted. Description of technical content. For descriptions of omitted parts, reference may be made to the foregoing embodiments and will not be described again here.

圖3A和3B的薄膜覆晶封裝結構20與圖2A和2B的薄膜覆晶封裝結構10的主要差異在於:薄膜覆晶封裝結構20的散熱結構DS2更設置於可撓性電路基板100的第一表面100a上,並對應晶片接合區CB。The main difference between the film flip-chip packaging structure 20 of FIGS. 3A and 3B and the film flip-chip packaging structure 10 of FIGS. 2A and 2B is that the heat dissipation structure DS2 of the film flip-chip packaging structure 20 is further disposed on the first side of the flexible circuit substrate 100 on the surface 100a and corresponding to the wafer bonding area CB.

請參考圖3A與圖3B,具體來說,設置於可撓性電路基板100的第一表面100a上的散熱結構DS2的第一散熱貼片300以第一底膠層312貼於晶片200上。在一些實施例中,設置於第一表面100a上的第一散熱貼片300還貼附於底部填充材UF上。第一散熱貼片300的鰭形結構320的多個鰭片322(即散熱膠條)間隔排列並沿著晶片200的長邊200a延伸。關於本實施例的第一散熱貼片300的詳細描述,請參考圖1A和圖1B的實施例,在此不再贅述。相較於圖2A與圖2B的薄膜覆晶封裝結構10,本實施例的薄膜覆晶封裝結構20在第一表面100a上也設置具有鰭形結構320的第一散熱貼片300,藉由第一散熱貼片300直接接觸發熱源(即晶片200)以及鰭形結構320使散熱面積增加,可更有效率地消散晶片200運作時所產生的熱能,有助於提升薄膜覆晶封裝結構20整體的散熱效率。Please refer to FIGS. 3A and 3B . Specifically, the first heat dissipation patch 300 of the heat dissipation structure DS2 disposed on the first surface 100 a of the flexible circuit substrate 100 is attached to the chip 200 with a first primer layer 312 . In some embodiments, the first heat dissipation patch 300 disposed on the first surface 100a is also attached to the underfill material UF. The plurality of fins 322 (ie, heat dissipation strips) of the fin-shaped structure 320 of the first heat dissipation patch 300 are spaced apart and extend along the long side 200 a of the chip 200 . For a detailed description of the first heat dissipation patch 300 of this embodiment, please refer to the embodiment of FIG. 1A and FIG. 1B , which will not be described again here. Compared with the film flip-chip packaging structure 10 of FIG. 2A and FIG. 2B , the film flip-chip packaging structure 20 of this embodiment is also provided with a first heat dissipation patch 300 having a fin-shaped structure 320 on the first surface 100 a. A heat dissipation patch 300 directly contacts the heat source (i.e., the chip 200) and the fin-shaped structure 320 to increase the heat dissipation area, which can more efficiently dissipate the heat energy generated when the chip 200 is operating, helping to improve the overall thin film flip-chip packaging structure 20 heat dissipation efficiency.

圖4A是依照本發明的一實施例的一種第一散熱貼片300A的俯視示意圖。圖4B是圖4A的線a-a’的剖面示意圖。請參考圖4A與圖4B,第一散熱貼片300A包括第一底膠層312A、第一散熱層314A以及第一絕緣保護層318A。第一底膠層312A貼附於第一散熱層314A的第一面314a。第一絕緣保護層318A配置於第一散熱層314A相對第一面314a的第二面314b。其中第一絕緣保護層318A與第一散熱層314A反覆彎摺形成鰭形結構320A。鰭形結構320A包括多個鰭片322A,這些鰭片322A間隔排列並沿著一方向延伸。藉由這些鰭片322A的設置,使得第一散熱貼片300A與外界的接觸面積增加,也就是散熱面積增加,可進一步提高散熱效率。FIG. 4A is a schematic top view of a first heat dissipation patch 300A according to an embodiment of the present invention. Fig. 4B is a schematic cross-sectional view along line a-a' of Fig. 4A. Please refer to FIG. 4A and FIG. 4B. The first heat dissipation patch 300A includes a first base glue layer 312A, a first heat dissipation layer 314A and a first insulating protective layer 318A. The first primer layer 312A is attached to the first surface 314a of the first heat dissipation layer 314A. The first insulating protective layer 318A is disposed on the second surface 314b of the first heat dissipation layer 314A opposite to the first surface 314a. The first insulating protective layer 318A and the first heat dissipation layer 314A are repeatedly bent to form a fin-shaped structure 320A. The fin-shaped structure 320A includes a plurality of fins 322A, which are spaced apart and extend along one direction. Through the arrangement of these fins 322A, the contact area between the first heat dissipation patch 300A and the outside world is increased, that is, the heat dissipation area is increased, which can further improve the heat dissipation efficiency.

第一散熱層314A的材質可包括金屬箔,例如是鋁箔或銅箔,但本發明不限於此。在本實施例中,第一底膠層312A的側邊與第一散熱層314A的側邊對齊,但本發明不以此為限。在其他實施例中,第一底膠層312A的面積小於第一散熱層314A的面積,使第一底膠層312A的側邊內縮於第一散熱層314A的側邊。The material of the first heat dissipation layer 314A may include metal foil, such as aluminum foil or copper foil, but the invention is not limited thereto. In this embodiment, the sides of the first primer layer 312A are aligned with the sides of the first heat dissipation layer 314A, but the invention is not limited thereto. In other embodiments, the area of the first primer layer 312A is smaller than the area of the first heat dissipation layer 314A, so that the sides of the first primer layer 312A are retracted from the sides of the first heat dissipation layer 314A.

在一些實施例中,第一散熱貼片300A可選擇地更包括第一黏膠層316A,且第一絕緣保護層318A以第一黏膠層316A貼附於第一散熱層314A的第二面314b。第一絕緣保護層318A的材質例如是聚醯亞胺或其他合適的高分子材料,但本發明不以此為限。在本實施例中,第一絕緣保護層318A的面積大於第一散熱層314A的面積,但本發明不以此為限。在其他實施例中,第一絕緣保護層318A的面積等於第一散熱層314A的面積。In some embodiments, the first heat dissipation patch 300A optionally further includes a first adhesive layer 316A, and the first insulating protective layer 318A is attached to the second surface of the first heat dissipation layer 314A with the first adhesive layer 316A. 314b. The material of the first insulating protective layer 318A is, for example, polyimide or other suitable polymer materials, but the present invention is not limited thereto. In this embodiment, the area of the first insulating protective layer 318A is larger than the area of the first heat dissipation layer 314A, but the invention is not limited thereto. In other embodiments, the area of the first insulating protective layer 318A is equal to the area of the first heat dissipation layer 314A.

在一些實施例中,製造第一散熱貼片300A的方法包括將第一底膠層312A、第一散熱層314A以及第一絕緣保護層318A疊合後一同進行彎摺,或者將第一散熱層314A與第一絕緣保護層318A疊合後進行彎摺,接著再於第一散熱層314A的第一面314a上形成第一底膠層312A。In some embodiments, the method of manufacturing the first heat dissipation patch 300A includes laminating the first base glue layer 312A, the first heat dissipation layer 314A and the first insulating protective layer 318A and then bending them together, or folding the first heat dissipation layer 314A is folded after being stacked with the first insulating protective layer 318A, and then a first primer layer 312A is formed on the first surface 314a of the first heat dissipation layer 314A.

圖5是依照本發明的一實施例的一種第一散熱貼片的剖面示意圖。在此必須說明的是,圖5的實施例沿用圖4A和圖4B的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明。關於省略部分的說明可參考前述實施例,在此不贅述。Figure 5 is a schematic cross-sectional view of a first heat dissipation patch according to an embodiment of the present invention. It must be noted here that the embodiment of FIG. 5 follows the component numbers and part of the content of the embodiment of FIG. 4A and FIG. 4B , where the same or similar numbers are used to represent the same or similar elements, and references with the same technical content are omitted. instruction. For descriptions of omitted parts, reference may be made to the foregoing embodiments and will not be described again here.

圖5的第一散熱貼片300B與圖4A和4B的第一散熱貼片300A的主要差異在於:第一散熱貼片300B的第一絕緣保護層318B是藉由塗佈的方式形成。The main difference between the first heat dissipation patch 300B of FIG. 5 and the first heat dissipation patch 300A of FIGS. 4A and 4B is that the first insulating protective layer 318B of the first heat dissipation patch 300B is formed by coating.

請參考圖5,第一絕緣保護層318B配置於第一散熱層314A的第二面314b。在一些實施例中,第一絕緣保護層318B的面積等於第一散熱層314A的面積。第一散熱貼片300B的製作方法可包括先彎摺第一散熱層314A,再將第一絕緣保護層318B塗佈於彎摺後的第一散熱層314A的第二面314b上,或者先塗佈第一絕緣保護層318B於第一散熱層314A的第二面314b上,再一起彎摺第一絕緣保護層318B與第一散熱層314A。在本實施例中,不需要藉由第一黏膠層來黏接第一絕緣保護層318B與第一散熱層314A。第一絕緣保護層318B直接接觸第一散熱層314A。Please refer to FIG. 5 , the first insulating protective layer 318B is disposed on the second surface 314b of the first heat dissipation layer 314A. In some embodiments, the area of the first insulating protective layer 318B is equal to the area of the first heat dissipation layer 314A. The manufacturing method of the first heat dissipation patch 300B may include first bending the first heat dissipation layer 314A, and then coating the first insulating protective layer 318B on the second surface 314b of the bent first heat dissipation layer 314A, or first coating the first heat dissipation layer 314A. Distribute the first insulating protective layer 318B on the second surface 314b of the first heat dissipation layer 314A, and then bend the first insulating protective layer 318B and the first heat dissipating layer 314A together. In this embodiment, there is no need to use a first adhesive layer to bond the first insulating protective layer 318B and the first heat dissipation layer 314A. The first insulating protective layer 318B directly contacts the first heat dissipation layer 314A.

圖6是依照本發明的一實施例的一種薄膜覆晶封裝結構的剖面示意圖。在此必須說明的是,圖6的實施例沿用圖4A和圖4B的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明。關於省略部分的說明可參考前述實施例,在此不贅述。FIG. 6 is a schematic cross-sectional view of a thin film flip-chip packaging structure according to an embodiment of the present invention. It must be noted here that the embodiment of FIG. 6 follows the component numbers and part of the content of the embodiment of FIG. 4A and FIG. 4B , where the same or similar numbers are used to represent the same or similar elements, and references with the same technical content are omitted. instruction. For descriptions of omitted parts, reference may be made to the foregoing embodiments and will not be described again here.

請參考圖6,薄膜覆晶封裝結構30包括可撓性電路基板100、晶片200、底部填充材UF以及散熱結構DS3。在本實施例中,兩個散熱結構DS3各自包括第一散熱貼片300A,且分別設置於可撓性電路基板100的第一表面100a與第二表面100b上。Referring to FIG. 6 , the thin film flip-chip packaging structure 30 includes a flexible circuit substrate 100 , a chip 200 , an underfill material UF and a heat dissipation structure DS3 . In this embodiment, the two heat dissipation structures DS3 each include a first heat dissipation patch 300A, and are respectively disposed on the first surface 100a and the second surface 100b of the flexible circuit substrate 100.

第一散熱貼片300A如圖4A與圖4B所述,具有由第一絕緣保護層318A與第一散熱層314A反覆彎摺而形成的鰭形結構320A。關於第一散熱貼片300A的詳細描述,請參考圖4A、圖4B與相關文字敘述,於此不再贅述。As shown in FIGS. 4A and 4B , the first heat dissipation patch 300A has a fin-shaped structure 320A formed by repeated bending of the first insulating protective layer 318A and the first heat dissipation layer 314A. For a detailed description of the first heat dissipation patch 300A, please refer to FIG. 4A, FIG. 4B and related text descriptions, and will not be described again here.

具體來說,兩個散熱結構DS3的第一散熱貼片300A分別對應晶片接合區CB設置。在本實施例中,設置於第一表面100a上的第一散熱貼片300A以第一底膠層312A貼於晶片200上。在一些實施例中,設置於第一表面100a上的第一散熱貼片300A還貼附於底部填充材UF上。第一散熱貼片300A的鰭形結構320A的多個鰭片322A間隔排列並沿著晶片200的長邊200a延伸。本實施例的薄膜覆晶封裝結構30在第一表面100a與第二表面100b上皆設置具有鰭形結構320A的第一散熱貼片300A,可更有效率地消散晶片200運作時所產生的熱能,有助於提升薄膜覆晶封裝結構30整體的散熱效率。Specifically, the first heat dissipation patches 300A of the two heat dissipation structures DS3 are respectively arranged corresponding to the chip bonding areas CB. In this embodiment, the first heat dissipation patch 300A disposed on the first surface 100a is attached to the chip 200 with a first primer layer 312A. In some embodiments, the first heat dissipation patch 300A disposed on the first surface 100a is also attached to the underfill material UF. The plurality of fins 322A of the fin structure 320A of the first heat dissipation patch 300A are spaced apart and extend along the long side 200 a of the chip 200 . The film flip-chip packaging structure 30 of this embodiment is provided with a first heat dissipation patch 300A having a fin-shaped structure 320A on both the first surface 100a and the second surface 100b, which can more efficiently dissipate the heat energy generated when the chip 200 is operated. , which helps to improve the overall heat dissipation efficiency of the thin film flip-chip packaging structure 30 .

在其他實施例中,薄膜覆晶封裝結構30的散熱結構DS3也可採用圖5所述的第一散熱貼片300B,其第一絕緣保護層318A是以塗佈方式形成於第一散熱層314A上,藉此可以省略貼合第一絕緣保護層318A與第一散熱層314A的第一黏膠層316A。In other embodiments, the heat dissipation structure DS3 of the thin film flip-chip packaging structure 30 can also use the first heat dissipation patch 300B shown in FIG. 5 , whose first insulating protective layer 318A is formed on the first heat dissipation layer 314A by coating. Therefore, the first adhesive layer 316A joining the first insulating protective layer 318A and the first heat dissipation layer 314A can be omitted.

雖然在本實施例中,散熱結構DS3分別設置於可撓性電路基板100的第一表面100a與第二表面100b上,但本發明不以此為限。在其他實施例中,散熱結構DS3可根據需求而僅設置於第一表面100a與第二表面100b的其中一者上。Although in this embodiment, the heat dissipation structures DS3 are respectively disposed on the first surface 100a and the second surface 100b of the flexible circuit substrate 100, the invention is not limited thereto. In other embodiments, the heat dissipation structure DS3 may be disposed on only one of the first surface 100a and the second surface 100b according to requirements.

圖7是依照本發明的一實施例的一種薄膜覆晶封裝結構的剖面示意圖。在此必須說明的是,圖7的實施例沿用圖4A和圖4B的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明。關於省略部分的說明可參考前述實施例,在此不贅述。FIG. 7 is a schematic cross-sectional view of a thin film flip-chip packaging structure according to an embodiment of the present invention. It must be noted here that the embodiment of FIG. 7 follows the component numbers and part of the content of the embodiment of FIG. 4A and FIG. 4B , where the same or similar numbers are used to represent the same or similar elements, and references with the same technical content are omitted. instruction. For descriptions of omitted parts, reference may be made to the foregoing embodiments and will not be described again here.

薄膜覆晶封裝結構40包括可撓性電路基板100、晶片200、底部填充材UF以及散熱結構DS4。在本實施例中,兩個散熱結構DS4各自包括第一散熱貼片300A、第二散熱貼片400與導熱膠層500。兩個散熱結構DS4分別設置於可撓性電路基板100的第一表面100a與第二表面100b上,並分別對應晶片接合區CB。The film flip-chip packaging structure 40 includes a flexible circuit substrate 100, a chip 200, an underfill material UF, and a heat dissipation structure DS4. In this embodiment, each of the two heat dissipation structures DS4 includes a first heat dissipation patch 300A, a second heat dissipation patch 400 and a thermally conductive adhesive layer 500. The two heat dissipation structures DS4 are respectively disposed on the first surface 100a and the second surface 100b of the flexible circuit substrate 100, and respectively correspond to the chip bonding areas CB.

請參考圖7,各散熱結構DS4的導熱膠層500形成於第二散熱貼片400上,第一散熱貼片300A貼附於導熱膠層500上。散熱結構DS4以第二散熱貼片400貼至可撓性電路基板100的第一表面100a與第二表面100b的至少其中一者之上。在本實施例中,兩個散熱結構DS4分別以第二散熱貼片400貼至可撓性電路基板100的第一表面100a與第二表面100b上。Please refer to FIG. 7 , the thermal conductive adhesive layer 500 of each heat dissipation structure DS4 is formed on the second heat dissipation patch 400 , and the first heat dissipation patch 300A is attached to the thermal conductive adhesive layer 500 . The heat dissipation structure DS4 is attached to at least one of the first surface 100 a and the second surface 100 b of the flexible circuit substrate 100 with the second heat dissipation patch 400 . In this embodiment, the two heat dissipation structures DS4 are attached to the first surface 100a and the second surface 100b of the flexible circuit substrate 100 using second heat dissipation patches 400 respectively.

此外,設置散熱結構DS4於可撓性電路基板100的第一表面100a或第二表面100b上的方法可包括先將第一散熱貼片300A、導熱膠層500與第二散熱貼片400疊合後,再將疊合完成的散熱結構DS4以第二散熱貼片400貼至第一表面100a或第二表面100b上,或者先將第二散熱貼片400貼至第一表面100a或第二表面100b上,接著形成導熱膠層500於第二散熱貼片400上,最後再將第一散熱貼片300A貼附於導熱膠層500上。In addition, the method of arranging the heat dissipation structure DS4 on the first surface 100a or the second surface 100b of the flexible circuit substrate 100 may include first laminating the first heat dissipation patch 300A, the thermal conductive adhesive layer 500 and the second heat dissipation patch 400 Then, the laminated heat dissipation structure DS4 is attached to the first surface 100a or the second surface 100b with the second heat dissipation patch 400, or the second heat dissipation patch 400 is first attached to the first surface 100a or the second surface. 100b, then the thermal conductive adhesive layer 500 is formed on the second heat dissipation patch 400, and finally the first heat dissipation patch 300A is attached to the thermal conductive adhesive layer 500.

具體來說,第二散熱貼片400各自包括第二底膠層412、第二散熱層414以及第二絕緣保護層418。第二底膠層412貼附於第二散熱層414的第三面414a。第二絕緣保護層418配置於第二散熱層414相對第三面414a的第四面414b。在本實施例中,兩個散熱結構DS4分別以第二散熱貼片400的第二底膠層412貼於可撓性電路基板100的第一表面100a與第二表面100b上。導熱膠層500形成於第二絕緣保護層418上。第一散熱貼片300A以第一底膠層312A貼附於導熱膠層500上。Specifically, the second heat dissipation patches 400 each include a second base glue layer 412, a second heat dissipation layer 414, and a second insulating protective layer 418. The second primer layer 412 is attached to the third surface 414a of the second heat dissipation layer 414. The second insulating protective layer 418 is disposed on the fourth surface 414b of the second heat dissipation layer 414 opposite to the third surface 414a. In this embodiment, the two heat dissipation structures DS4 are respectively attached to the first surface 100a and the second surface 100b of the flexible circuit substrate 100 using the second primer layer 412 of the second heat dissipation patch 400. The thermally conductive adhesive layer 500 is formed on the second insulating protective layer 418 . The first heat dissipation patch 300A is attached to the thermal conductive adhesive layer 500 with the first base adhesive layer 312A.

第二散熱層414的材質可包括金屬箔或石墨類薄膜,其中金屬箔例如是鋁箔或銅箔,但本發明不限於此。在本實施例中,第二底膠層412的側邊與第二散熱層414的側邊對齊,但本發明不以此為限。在其他實施例中,第二底膠層412的面積小於第二散熱層414的面積,使第二底膠層412的側邊內縮於第二散熱層414的側邊。The material of the second heat dissipation layer 414 may include metal foil or graphite film, where the metal foil is, for example, aluminum foil or copper foil, but the invention is not limited thereto. In this embodiment, the sides of the second primer layer 412 are aligned with the sides of the second heat dissipation layer 414, but the invention is not limited thereto. In other embodiments, the area of the second primer layer 412 is smaller than the area of the second heat dissipation layer 414 , so that the sides of the second primer layer 412 are retracted from the sides of the second heat dissipation layer 414 .

在一些實施例中,第二散熱貼片400可選擇地更包括第二黏膠層416,且第二絕緣保護層418以第二黏膠層416貼附於第二散熱層414的第四面414b。第二絕緣保護層418的材質例如是聚醯亞胺,但本發明不以此為限。在本實施例中,第二絕緣保護層418的面積大於第二散熱層414的面積,但本發明不以此為限。在其他實施例中,第二絕緣保護層418的面積等於第二散熱層414的面積。In some embodiments, the second heat dissipation patch 400 optionally further includes a second adhesive layer 416, and the second insulating protective layer 418 is attached to the fourth surface of the second heat dissipation layer 414 with the second adhesive layer 416. 414b. The material of the second insulating protective layer 418 is, for example, polyimide, but the present invention is not limited thereto. In this embodiment, the area of the second insulating protective layer 418 is larger than the area of the second heat dissipation layer 414, but the invention is not limited thereto. In other embodiments, the area of the second insulating protective layer 418 is equal to the area of the second heat dissipation layer 414 .

在一些實施例中,導熱膠層500由塗佈並固化液態導熱膠或貼附乾膜式導熱膠膜所形成。在一些實施例中,導熱膠層500包括多個導熱填料,導熱填料的材質包括金屬粒子、氧化鋁、氧化鋅、氮化矽、氮化鋁、氮化硼、石墨烯、奈米碳管、奈米碳球、二氧化矽、二氧化鈦、二硼化鈦、玻璃、金鋼石、鑽石粉、碳化矽、碳化硼、碳化鎢或其組合。In some embodiments, the thermally conductive adhesive layer 500 is formed by coating and curing liquid thermally conductive adhesive or attaching a dry film thermally conductive adhesive film. In some embodiments, the thermally conductive adhesive layer 500 includes a plurality of thermally conductive fillers. The materials of the thermally conductive fillers include metal particles, aluminum oxide, zinc oxide, silicon nitride, aluminum nitride, boron nitride, graphene, and carbon nanotubes. Carbon nanospheres, silicon dioxide, titanium dioxide, titanium diboride, glass, diamond, diamond powder, silicon carbide, boron carbide, tungsten carbide or combinations thereof.

在其他實施例中,薄膜覆晶封裝結構40的散熱結構DS4也可採用圖5所述的第一散熱貼片300B。再者,雖然在本實施例中,散熱結構DS4分別設置於可撓性電路基板100的第一表面100a與第二表面100b上,但本發明不以此為限。在其他實施例中,散熱結構DS4可根據需求而僅設置於第一表面100a與第二表面100b的其中一者上。In other embodiments, the heat dissipation structure DS4 of the thin film flip-chip packaging structure 40 may also use the first heat dissipation patch 300B shown in FIG. 5 . Furthermore, although in this embodiment, the heat dissipation structures DS4 are respectively disposed on the first surface 100a and the second surface 100b of the flexible circuit substrate 100, the invention is not limited thereto. In other embodiments, the heat dissipation structure DS4 may be disposed on only one of the first surface 100a and the second surface 100b according to requirements.

在本實施例中,散熱結構DS4是由第二散熱貼片400、導熱膠層500以及具有鰭形結構320A的第一散熱貼片300A所構成,透過多層散熱材料以及散熱面積增大的鰭形結構,可更有效率地消散晶片200運作時所產生的熱能,有助於提升薄膜覆晶封裝結構40整體的散熱效率。In this embodiment, the heat dissipation structure DS4 is composed of a second heat dissipation patch 400, a thermal conductive adhesive layer 500 and a first heat dissipation patch 300A with a fin-shaped structure 320A. Through multiple layers of heat dissipation materials and fin-shaped fins with an increased heat dissipation area, The structure can more efficiently dissipate the heat energy generated when the chip 200 is operating, which helps to improve the overall heat dissipation efficiency of the thin film flip-chip packaging structure 40 .

綜上所述,本發明的薄膜覆晶封裝結構可以利用具有鰭形結構的散熱結構增加散熱面積或者透過多層散熱材料與鰭形結構的組合,有效提升薄膜覆晶封裝結構整體的散熱效率。To sum up, the thin film flip-chip packaging structure of the present invention can use a heat dissipation structure with a fin-shaped structure to increase the heat dissipation area or through the combination of multi-layer heat dissipation materials and fin-shaped structures, effectively improving the overall heat dissipation efficiency of the thin film flip-chip packaging structure.

10,20,30,40:薄膜覆晶封裝結構10,20,30,40: Thin film flip-chip packaging structure

100:可撓性電路基板100: Flexible circuit substrate

100a:第一表面100a: first surface

100b:第二表面100b: Second surface

110:可撓性基材110: Flexible substrate

120:導線層120: Wire layer

130:防焊層130: Solder mask

200:晶片200:wafer

200a:長邊200a: long side

202:凸塊202: Bump

300,300A,300B:第一散熱貼片300, 300A, 300B: The first heat dissipation patch

312,312A:第一底膠層312,312A: First primer layer

314,314A:第一散熱層314,314A: First heat dissipation layer

314a:第一面314a: Side 1

314b:第二面314b:Second side

316,316A:第一黏膠層316,316A: First adhesive layer

318,318A,318B:第一絕緣保護層318, 318A, 318B: first insulating protective layer

320,320A:鰭形結構320,320A: Fin structure

322,322A: 鰭片322,322A: Fins

400:第二散熱貼片400: Second heat dissipation patch

412:第二底膠層412: Second primer layer

414:第二散熱層414: Second heat dissipation layer

414a:第三面414a:The third side

414b:第四面414b:The fourth side

416:第二黏膠層416:Second adhesive layer

418:第二絕緣保護層418: Second insulation protective layer

500:導熱膠層500: Thermal conductive adhesive layer

CB:晶片接合區CB: Chip bonding area

D1:方向D1: direction

DS1,DS2,DS3,DS4:散熱結構DS1, DS2, DS3, DS4: heat dissipation structure

UF:底部填充材UF: underfill material

圖1A是依照本發明的一實施例的一種第一散熱貼片的俯視示意圖。 圖1B是圖1A的線a-a’的剖面示意圖。 圖2A是依照本發明的一實施例的一種薄膜覆晶封裝結構的仰視示意圖。 圖2B是圖2A的線a-a’的剖面示意圖。 圖3A是依照本發明的一實施例的一種薄膜覆晶封裝結構的俯視示意圖。 圖3B是圖3A的線a-a’的剖面示意圖。 圖4A是依照本發明的一實施例的一種第一散熱貼片的俯視示意圖。 圖4B是圖4A的線a-a’的剖面示意圖。 圖5是依照本發明的一實施例的一種第一散熱貼片的剖面示意圖。 圖6是依照本發明的一實施例的一種薄膜覆晶封裝結構的剖面示意圖。 圖7是依照本發明的一實施例的一種薄膜覆晶封裝結構的剖面示意圖。 1A is a schematic top view of a first heat dissipation patch according to an embodiment of the present invention. Fig. 1B is a schematic cross-sectional view along line a-a' of Fig. 1A. FIG. 2A is a schematic bottom view of a thin film flip-chip packaging structure according to an embodiment of the present invention. Fig. 2B is a schematic cross-sectional view along line a-a' of Fig. 2A. FIG. 3A is a schematic top view of a thin film flip-chip packaging structure according to an embodiment of the present invention. Fig. 3B is a schematic cross-sectional view along line a-a' of Fig. 3A. FIG. 4A is a schematic top view of a first heat dissipation patch according to an embodiment of the present invention. Fig. 4B is a schematic cross-sectional view along line a-a' of Fig. 4A. Figure 5 is a schematic cross-sectional view of a first heat dissipation patch according to an embodiment of the present invention. FIG. 6 is a schematic cross-sectional view of a thin film flip-chip packaging structure according to an embodiment of the present invention. FIG. 7 is a schematic cross-sectional view of a thin film flip-chip packaging structure according to an embodiment of the present invention.

20:薄膜覆晶封裝結構 20: Thin film flip-chip packaging structure

100:可撓性電路基板 100: Flexible circuit substrate

100a:第一表面 100a: first surface

100b:第二表面 100b: Second surface

110:可撓性基材 110: Flexible substrate

120:導線層 120: Wire layer

130:防焊層 130: Solder mask

200:晶片 200:wafer

300:第一散熱貼片 300:The first heat dissipation patch

312:第一底膠層 312: First primer layer

314:第一散熱層 314: First heat dissipation layer

314a:第一面 314a: Side 1

314b:第二面 314b:Second side

316:第一黏膠層 316: First adhesive layer

318:第一絕緣保護層 318: First insulation protective layer

320:鰭形結構 320: Fin structure

DS2:散熱結構 DS2: Heat dissipation structure

UF:底部填充材 UF: underfill material

Claims (10)

一種薄膜覆晶封裝結構,包括:可撓性電路基板,具有相對的第一表面與第二表面,所述第一表面具有晶片接合區;晶片,設置於所述第一表面上並位於所述晶片接合區內,所述晶片藉由凸塊接合所述可撓性電路基板的導線層;以及散熱結構,設置於所述第一表面與所述第二表面的至少其中一者上,並對應所述晶片接合區,且包括第一散熱貼片,所述第一散熱貼片包括:第一底膠層;第一散熱層,所述第一底膠層貼附於所述第一散熱層的第一面;以及第一絕緣保護層,配置於所述第一散熱層相對所述第一面的第二面;其中所述第一散熱貼片以所述第一底膠層面向所述可撓性電路基板而設置於所述第一表面上並覆蓋所述晶片與部分的所述可撓性電路基板,或設置於所述第二表面上相對於所述晶片接合區的位置;其中所述第一絕緣保護層與所述第一散熱層反覆彎摺形成鰭形結構或所述第一散熱貼片另外包括形成於所述第一絕緣保護層上包括多條散熱膠條的鰭形結構。 A thin film chip-on-chip packaging structure, including: a flexible circuit substrate having an opposite first surface and a second surface, the first surface having a chip bonding area; a chip disposed on the first surface and located on the In the chip bonding area, the chip is bonded to the conductive layer of the flexible circuit substrate through bumps; and a heat dissipation structure is provided on at least one of the first surface and the second surface, and corresponds to The chip bonding area includes a first heat dissipation patch. The first heat dissipation patch includes: a first primer layer; a first heat dissipation layer. The first primer layer is attached to the first heat dissipation layer. the first side; and a first insulating protective layer disposed on the second side of the first heat dissipation layer opposite to the first side; wherein the first heat dissipation patch faces the first base glue layer A flexible circuit substrate is disposed on the first surface and covers the chip and part of the flexible circuit substrate, or is disposed on the second surface at a position relative to the wafer bonding area; wherein The first insulating protective layer and the first heat dissipation layer are repeatedly bent to form a fin-shaped structure, or the first heat dissipation patch further includes a fin-shaped structure formed on the first insulating protective layer and including a plurality of heat dissipating rubber strips. structure. 如請求項1所述的薄膜覆晶封裝結構,其中所述第一散熱貼片另外包括形成於所述第一絕緣保護層上包括所述散熱膠條的所述鰭形結構,其中所述散熱膠條間隔排列地設置於所述第一絕緣保護層上。 The film flip-chip packaging structure according to claim 1, wherein the first heat dissipation patch additionally includes the fin-shaped structure including the heat dissipation rubber strip formed on the first insulating protective layer, wherein the heat dissipation The adhesive strips are arranged at intervals on the first insulating protective layer. 如請求項2所述的薄膜覆晶封裝結構,其中所述散熱膠條包括多個導熱填料,所述導熱填料的材質包括金屬粒子、氧化鋁、氧化鋅、氮化矽、氮化鋁、氮化硼、石墨烯、奈米碳管、奈米碳球、二氧化矽、二氧化鈦、二硼化鈦、玻璃、金鋼石、鑽石粉、碳化矽、碳化硼、碳化鎢或其組合。 The film flip-chip packaging structure according to claim 2, wherein the heat dissipation strips include a plurality of thermally conductive fillers, and the materials of the thermally conductive fillers include metal particles, aluminum oxide, zinc oxide, silicon nitride, aluminum nitride, nitrogen Boron, graphene, carbon nanotubes, carbon nanospheres, silicon dioxide, titanium dioxide, titanium diboride, glass, diamond, diamond powder, silicon carbide, boron carbide, tungsten carbide or combinations thereof. 如請求項1所述的薄膜覆晶封裝結構,其中所述鰭形結構包括多個鰭片,所述多個鰭片間隔排列並沿著所述晶片的長邊延伸。 The film flip-chip packaging structure according to claim 1, wherein the fin-shaped structure includes a plurality of fins, the plurality of fins are spaced apart and extend along the long side of the wafer. 如請求項1所述的薄膜覆晶封裝結構,其中所述第一散熱貼片更包括第一黏膠層,所述第一絕緣保護層以所述第一黏膠層貼附於所述第一散熱層的所述第二面。 The film flip-chip packaging structure according to claim 1, wherein the first heat dissipation patch further includes a first adhesive layer, and the first insulating protective layer is attached to the first adhesive layer with the first adhesive layer. The second side of a heat dissipation layer. 如請求項1所述的薄膜覆晶封裝結構,其中所述散熱結構更包括導熱膠層與第二散熱貼片,所述導熱膠層形成於所述第二散熱貼片上,所述第一散熱貼片貼附於所述導熱膠層上,其中所述散熱結構以所述第二散熱貼片貼至所述可撓性電路基板的所述第一表面與所述第二表面的至少其中一者之上。 The film flip-chip packaging structure according to claim 1, wherein the heat dissipation structure further includes a thermal conductive adhesive layer and a second heat dissipation patch, the thermal conductive adhesive layer is formed on the second heat dissipation patch, and the first heat dissipation patch is formed on the second heat dissipation patch. The heat dissipation patch is attached to the thermally conductive adhesive layer, wherein the heat dissipation structure is attached to at least one of the first surface and the second surface of the flexible circuit substrate with the second heat dissipation patch. Above one. 如請求項6所述的薄膜覆晶封裝結構,其中所述第二散熱貼片包括: 第二底膠層;第二散熱層,所述第二底膠層貼附於所述第二散熱層的第三面;以及第二絕緣保護層,配置於所述第二散熱層相對所述第三面的第四面。 The film flip-chip packaging structure according to claim 6, wherein the second heat dissipation patch includes: a second primer layer; a second heat dissipation layer, the second primer layer is attached to the third surface of the second heat dissipation layer; and a second insulating protective layer is disposed opposite the second heat dissipation layer. Side three of side four. 如請求項7所述的薄膜覆晶封裝結構,其中所述第二散熱貼片更包括第二黏膠層,所述第二絕緣保護層以所述第二黏膠層貼附於所述第二散熱層的所述第四面。 The film flip-chip packaging structure according to claim 7, wherein the second heat dissipation patch further includes a second adhesive layer, and the second insulating protective layer is attached to the first adhesive layer with the second adhesive layer. The fourth side of the second heat dissipation layer. 如請求項6所述的薄膜覆晶封裝結構,其中所述導熱膠層由塗佈並固化液態導熱膠或貼附乾膜式導熱膠膜所形成。 The thin film chip-on-chip packaging structure according to claim 6, wherein the thermally conductive adhesive layer is formed by coating and curing liquid thermally conductive adhesive or attaching a dry film thermally conductive adhesive film. 如請求項6所述的薄膜覆晶封裝結構,其中所述導熱膠層包括多個導熱填料,所述導熱填料的材質包括金屬粒子、氧化鋁、氧化鋅、氮化矽、氮化鋁、氮化硼、石墨烯、奈米碳管、奈米碳球、二氧化矽、二氧化鈦、二硼化鈦、玻璃、金鋼石、鑽石粉、碳化矽、碳化硼、碳化鎢或其組合。The film flip-chip packaging structure according to claim 6, wherein the thermally conductive adhesive layer includes a plurality of thermally conductive fillers, and the materials of the thermally conductive fillers include metal particles, aluminum oxide, zinc oxide, silicon nitride, aluminum nitride, nitrogen Boron, graphene, carbon nanotubes, carbon nanospheres, silicon dioxide, titanium dioxide, titanium diboride, glass, diamond, diamond powder, silicon carbide, boron carbide, tungsten carbide or combinations thereof.
TW111143442A 2022-11-14 2022-11-14 Chip on film package structure TWI833444B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW111143442A TWI833444B (en) 2022-11-14 2022-11-14 Chip on film package structure
CN202310152035.6A CN118039579A (en) 2022-11-14 2023-02-22 Thin film flip chip package structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW111143442A TWI833444B (en) 2022-11-14 2022-11-14 Chip on film package structure

Publications (2)

Publication Number Publication Date
TWI833444B true TWI833444B (en) 2024-02-21
TW202420517A TW202420517A (en) 2024-05-16

Family

ID=90825082

Family Applications (1)

Application Number Title Priority Date Filing Date
TW111143442A TWI833444B (en) 2022-11-14 2022-11-14 Chip on film package structure

Country Status (2)

Country Link
CN (1) CN118039579A (en)
TW (1) TWI833444B (en)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200805525A (en) * 2006-02-23 2008-01-16 Agere Systems Inc Flexible circuit substrate for flip-chip-on-flex applications
TW201131713A (en) * 2010-03-15 2011-09-16 Tsung-Hsien Lin Electronic assembly
TW201735283A (en) * 2016-03-29 2017-10-01 英特爾公司 Electronic assembly components with corner adhesive for warpage reduction during thermal processing
TW201810561A (en) * 2016-06-02 2018-03-16 南茂科技股份有限公司 Chip on film package structure
US20190109267A1 (en) * 2011-06-29 2019-04-11 Lg Innotek Co., Ltd. Light emitting device package and light unit including the same
US20200084888A1 (en) * 2018-09-12 2020-03-12 Lg Innotek Co., Ltd. Flexible circuit board, chip package including the same, and electronic device including the chip package
US20200243452A1 (en) * 2017-11-02 2020-07-30 Lg Innotek Co., Ltd. Flexible circuit board and chip package including same
TW202214057A (en) * 2020-05-29 2022-04-01 美商谷歌有限責任公司 Methods and heat distribution devices for thermal management of chip assemblies

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200805525A (en) * 2006-02-23 2008-01-16 Agere Systems Inc Flexible circuit substrate for flip-chip-on-flex applications
TW201131713A (en) * 2010-03-15 2011-09-16 Tsung-Hsien Lin Electronic assembly
US20190109267A1 (en) * 2011-06-29 2019-04-11 Lg Innotek Co., Ltd. Light emitting device package and light unit including the same
TW201735283A (en) * 2016-03-29 2017-10-01 英特爾公司 Electronic assembly components with corner adhesive for warpage reduction during thermal processing
TW201810561A (en) * 2016-06-02 2018-03-16 南茂科技股份有限公司 Chip on film package structure
US20200243452A1 (en) * 2017-11-02 2020-07-30 Lg Innotek Co., Ltd. Flexible circuit board and chip package including same
US20220148976A1 (en) * 2017-11-02 2022-05-12 Lg Innotek Co., Ltd. Flexible circuit board and chip package including same
US20200084888A1 (en) * 2018-09-12 2020-03-12 Lg Innotek Co., Ltd. Flexible circuit board, chip package including the same, and electronic device including the chip package
TW202214057A (en) * 2020-05-29 2022-04-01 美商谷歌有限責任公司 Methods and heat distribution devices for thermal management of chip assemblies

Also Published As

Publication number Publication date
CN118039579A (en) 2024-05-14

Similar Documents

Publication Publication Date Title
US11257690B2 (en) 3DIC package comprising perforated foil sheet
US7196411B2 (en) Heat dissipation for chip-on-chip IC packages
TWI556374B (en) Package structure and method for forming the same
TW502406B (en) Ultra-thin package having stacked die
JP2974552B2 (en) Semiconductor device
TWI317549B (en) Multi-chips stacked package
US8193625B2 (en) Stacked-chip packaging structure and fabrication method thereof
JP2009016626A (en) Semiconductor module device, manufacturing method thereof, flat panel display unit, and plasma display panel
TW202005003A (en) Film package and package module including the same
JP2008218669A (en) Semiconductor device
JP2012033559A (en) Semiconductor device
US9318474B2 (en) Thermally enhanced wafer level fan-out POP package
US8441115B2 (en) Semiconductor device with exposed thermal conductivity part
TWI269414B (en) Package substrate with improved structure for thermal dissipation and electronic device using the same
TWI833444B (en) Chip on film package structure
TWI658549B (en) Heat-dissipating packaging structure
TWI536515B (en) Semiconductor package device with a heat dissipation structure and the packaging method thereof
JP2011103358A (en) Structure for mounting semiconductor
TWI660471B (en) Chip package
TWI515865B (en) Multi-chip stack package structure and fabrication method thereof
TW202420517A (en) Chip on film package structure
JP2001217359A (en) Radiator fin, manufacturing method thereof, and semiconductor device
JP3611957B2 (en) Stacked package
US7601561B2 (en) Heat-radiating tape carrier package and method for manufacturing the same
JP7170614B2 (en) semiconductor equipment