TWI819335B - Circuit board and method for manufacturing the same - Google Patents

Circuit board and method for manufacturing the same Download PDF

Info

Publication number
TWI819335B
TWI819335B TW110126152A TW110126152A TWI819335B TW I819335 B TWI819335 B TW I819335B TW 110126152 A TW110126152 A TW 110126152A TW 110126152 A TW110126152 A TW 110126152A TW I819335 B TWI819335 B TW I819335B
Authority
TW
Taiwan
Prior art keywords
circuit substrate
layer
circuit
intermediate circuit
dielectric layer
Prior art date
Application number
TW110126152A
Other languages
Chinese (zh)
Other versions
TW202301926A (en
Inventor
孟爽
Original Assignee
大陸商宏啟勝精密電子(秦皇島)有限公司
大陸商鵬鼎控股(深圳)股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 大陸商宏啟勝精密電子(秦皇島)有限公司, 大陸商鵬鼎控股(深圳)股份有限公司 filed Critical 大陸商宏啟勝精密電子(秦皇島)有限公司
Publication of TW202301926A publication Critical patent/TW202301926A/en
Application granted granted Critical
Publication of TWI819335B publication Critical patent/TWI819335B/en

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4697Manufacturing multilayer circuits having cavities, e.g. for mounting components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0201Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203Cooling of mounted components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0296Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
    • H05K1/0298Multilayer circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H05K1/185Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4644Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Diaphragms For Electromechanical Transducers (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

A method for manufacturing a circuit board, comprising providing an inner circuit board. Forming a first intermediate circuit substrate and a second intermediate circuit substrate on the inner circuit substrate. The first intermediate circuit substrate includes a first intermediate circuit layer. The first intermediate circuit layer includes a carrying portion and a connecting portion. Forming a through hole penetrating through the first intermediate circuit substrate, the inner layer circuit substrate, and the second intermediate circuit substrate. The carrying portion protrudes from the through hole. Putting a ceramic sheet in the through hole and on the carrying portion. Putting an electronic component in the through hole and on the ceramic sheet. Forming a first outer circuit substrate on the first intermediate circuit substrate. Forming a second outer layer circuit substrate. Forming a connecting block on the first outer layer circuit substrate, and forming a connecting conductive hole on the second outer layer circuit substrate. The present disclosure also provides a circuit board.

Description

電路板的製作方法及電路板 Circuit board manufacturing method and circuit board

本申請涉及電路板製作領域,尤其涉及一種電路板的製作方法及電路板。 The present application relates to the field of circuit board manufacturing, and in particular to a circuit board manufacturing method and circuit board.

隨著人們對電腦、消費性電子以及通訊等各項電子產品需求的增加,隨著電子產品的功能多樣化,電子產品中的電子元件也越來越集中化。而電路板作為電子元件電連接的支撐體以及載體,因此散熱成了電路板行業面臨的巨大問題。 As people's demand for various electronic products such as computers, consumer electronics, and communications increases, and as the functions of electronic products become diversified, the electronic components in electronic products are becoming more and more centralized. As the circuit board serves as the support and carrier for the electrical connection of electronic components, heat dissipation has become a huge problem faced by the circuit board industry.

現有的內埋元件的電路板,由於其製作工藝的限制,內埋電子元件的散熱性能差。 Due to limitations in the manufacturing process of existing circuit boards with embedded components, the heat dissipation performance of the embedded electronic components is poor.

因此,有必要提供一種散熱性能好的電路板的製作方法以及電路板,以解決上述問題。 Therefore, it is necessary to provide a circuit board manufacturing method and circuit board with good heat dissipation performance to solve the above problems.

一種電路板的製作方法,包括以下步驟:提供一內層線路基板;在所述內層線路基板的相對兩表面分別形成第一中間線路基板以及第二中間線路基板,所述第一中間線路基板包括第一中間線路層,所述第一中間線路層包括承載部以及與所述承載部連接的連接部;形成穿設於所述第一中間線路基 板、內層線路基板以及第二中間線路基板的通孔,所述承載部凸伸於所述通孔;提供一陶瓷片,置於所述通孔中並置於所述承載部上;提供一電子元件,置於所述通孔中並置於所述陶瓷片上;形成第一外層線路基板於所述第一中間線路基板的表面,所述第一外層線路基板覆蓋所述陶瓷片;形成第二外層線路基板於所述第二中間線路基板的表面,所述第二外層線路基板覆蓋所述電子元件;在所述第一外層線路基板上形成連接所述陶瓷片的連通塊,在所述第二外層線路基板上形成連接所述電子元件的導電孔。 A method of manufacturing a circuit board, including the following steps: providing an inner circuit substrate; forming a first intermediate circuit substrate and a second intermediate circuit substrate on opposite surfaces of the inner circuit substrate, the first intermediate circuit substrate It includes a first intermediate circuit layer, the first intermediate circuit layer includes a carrying part and a connecting part connected to the carrying part; formed through the first intermediate circuit base The through holes of the board, the inner circuit substrate and the second intermediate circuit substrate, the bearing part protrudes from the through hole; a ceramic piece is provided, placed in the through hole and placed on the bearing part; a ceramic piece is provided, Electronic components are placed in the through holes and on the ceramic sheet; a first outer circuit substrate is formed on the surface of the first intermediate circuit substrate, and the first outer circuit substrate covers the ceramic sheet; a second outer circuit substrate is formed An outer circuit substrate is on the surface of the second intermediate circuit substrate, and the second outer circuit substrate covers the electronic components; a connecting block connecting the ceramic sheets is formed on the first outer circuit substrate, and the second outer circuit substrate is formed on the first outer circuit substrate. Conductive holes connecting the electronic components are formed on the two outer circuit substrates.

在一些實施方式中,形成所述第一中間線路基板以及所述第二中間線路基板的步驟包括:提供第一覆銅板以及第二覆銅板,所述第一覆銅板包括層疊設置的第一內層介電層以及第一銅層,所述第二覆銅板包括層疊設置的第二內層介電層以及第二銅層;將所述第一覆銅板以及所述第二覆銅板分別覆蓋於所述內層線路基板相對兩表面;形成穿設於所述第一覆銅板的盲孔;對所述第一銅層進行線路製作形成所述第一中間線路層,對所述第二銅層進行線路製作形成第二中間線路層;所述第一中間線路層填充所述盲孔形成所述連接部並形成凸伸於所述連接部的所述承載部。 In some embodiments, the step of forming the first intermediate circuit substrate and the second intermediate circuit substrate includes: providing a first copper-clad board and a second copper-clad board, the first copper-clad board including a stacked first inner layer. a dielectric layer and a first copper layer, and the second copper-clad laminate includes a stacked second inner dielectric layer and a second copper layer; the first copper-clad laminate and the second copper-clad laminate are respectively covered on Two opposite surfaces of the inner circuit substrate are formed; blind holes are formed through the first copper-clad board; circuit production is performed on the first copper layer to form the first intermediate circuit layer, and the second copper layer is Conduct circuit fabrication to form a second intermediate circuit layer; the first intermediate circuit layer fills the blind hole to form the connecting portion and forms the carrying portion protruding from the connecting portion.

在一些實施方式中,所述第一外層線路基板包括第一外層介電層以及第一外層線路層,所述連通塊穿設於所述第一外層介電層並電連接所述第一外層線路層;所述第二外層線路基板包括第二外層介電層以及第二外層線路層,所述導電孔穿設於所述第二外層介電層並電連接所述第二外層線路層。 In some embodiments, the first outer circuit substrate includes a first outer dielectric layer and a first outer circuit layer, and the connecting block penetrates the first outer dielectric layer and is electrically connected to the first outer layer. Circuit layer; the second outer circuit substrate includes a second outer dielectric layer and a second outer circuit layer, and the conductive holes penetrate the second outer dielectric layer and are electrically connected to the second outer circuit layer.

在一些實施方式中,所述第一外層線路基板包括第一外層介電層以及第三銅層,所述第二外層線路基板包括第二外層介電層以及第四銅層;所述製作方法還包括:對所述第三銅層進行線路製作形成第一外層線路層以及穿設於所述第一外層介電層的所述連通塊,對所述第四銅層進行線路製作形成第二外層線路層以及穿設於所述第二外層介電層的所述導電孔。 In some embodiments, the first outer circuit substrate includes a first outer dielectric layer and a third copper layer, and the second outer circuit substrate includes a second outer dielectric layer and a fourth copper layer; the manufacturing method It also includes: performing circuit fabrication on the third copper layer to form a first outer circuit layer and the connecting block passing through the first outer dielectric layer, and performing circuit fabrication on the fourth copper layer to form a second outer circuit layer. The outer circuit layer and the conductive hole penetrated through the second outer dielectric layer.

在一些實施方式中,在步驟提供至少一陶瓷片,置於所述通孔中並置於所述承載部上之後,還包括步驟:在所述陶瓷片背離所述第一中間線路層的表面塗覆導熱膠。 In some embodiments, after the step of providing at least one ceramic sheet and placing it in the through hole and on the bearing part, the method further includes the step of: coating a surface of the ceramic sheet away from the first intermediate circuit layer. Cover with thermal paste.

一種電路板,包括依次疊設的第一外層線路基板、第一中間線路基板、內層線路基板、第二中間線路基板以及第二外層線路基板,所述電路板還包括至少一陶瓷片以及至少一電子元件,所述陶瓷片與所述電子元件疊設並貫穿所述第一中間線路基板所述內層線路基板以及所述第二中間線路基板,所述陶瓷片位於靠近所述第一中間線路基板的一側並通過連通塊與所述第一外層線路基板電連接,所述電子元件位於靠近所述第二中間線路基板的一側並通過導電孔與所述第二外層線路基板電連接;其中,所述電路板還包括圍設於所述陶瓷片與所述電子元件至少部分周緣的導熱矽膠,所述第一中間線路基板包括第一中間線路層,所述第一中間線路層包括連接部以及與所述連接部連接的承載部,所述承載部與所述連接部與所述陶瓷片連接,所述連接部與所述導熱矽膠連接。 A circuit board includes a first outer circuit substrate, a first intermediate circuit substrate, an inner circuit substrate, a second intermediate circuit substrate and a second outer circuit substrate stacked in sequence. The circuit board also includes at least one ceramic sheet and at least An electronic component, the ceramic sheet is stacked with the electronic component and penetrates the first intermediate circuit substrate, the inner circuit substrate and the second intermediate circuit substrate, the ceramic sheet is located close to the first middle circuit substrate One side of the circuit substrate is electrically connected to the first outer circuit substrate through a connecting block, and the electronic component is located on a side close to the second intermediate circuit substrate and is electrically connected to the second outer circuit substrate through conductive holes. ; Wherein, the circuit board also includes thermally conductive silicone surrounding at least part of the periphery of the ceramic sheet and the electronic component, the first intermediate circuit substrate includes a first intermediate circuit layer, and the first intermediate circuit layer includes A connecting part and a bearing part connected to the connecting part, the bearing part and the connecting part are connected to the ceramic piece, and the connecting part is connected to the thermally conductive silicone.

在一些實施方式中,所述電路板還包括導熱膠,所述導熱膠位於所述陶瓷片與所述電子元件之間。 In some embodiments, the circuit board further includes thermally conductive glue located between the ceramic sheet and the electronic component.

在一些實施方式中,所述第一中間線路基板包括層疊設置的第一中間介電層以及所述第一中間線路層;所述第二中間線路基板包括層疊設置的第二中間介電層以及所述第二中間線路層。 In some embodiments, the first intermediate circuit substrate includes a stacked first intermediate dielectric layer and the first intermediate circuit layer; the second intermediate circuit substrate includes a stacked second intermediate dielectric layer and The second intermediate circuit layer.

在一些實施方式中,所述第一外層線路基板包括層疊設置的第一外層介電層以及第一外層線路層,所述連通塊穿設於所述第一外層介電層並電連接所述第一外層線路層;所述第二外層線路基板包括層疊設置的第二外層介電層以及第二外層線路層,所述導電孔穿設於所述第二外層介電層並電連接所述第二外層線路層。 In some embodiments, the first outer circuit substrate includes a stacked first outer dielectric layer and a first outer circuit layer, and the connecting block is disposed through the first outer dielectric layer and electrically connected to the first outer dielectric layer. a first outer circuit layer; the second outer circuit substrate includes a stacked second outer dielectric layer and a second outer circuit layer, and the conductive holes penetrate the second outer dielectric layer and are electrically connected to the The second outer circuit layer.

在一些實施方式中,所述連接部與所述承載部相互垂直。 In some embodiments, the connecting part and the carrying part are perpendicular to each other.

本申請提供的電路板的製作方法,可以同時內埋相互連接的陶瓷片與電子元件,所述陶瓷片與所述電子元件在所述電路板中的內埋密度大,所述陶瓷片用於將所述電子元件產生的熱量快速傳遞出去,即提高內埋元件密度的同時,還有效提升散熱速率;通過設置包括承載部以及與所述承載部連接的連接部的第一中間線路基板,能夠防止第一中間線路層與第一中間介電層分離的趨勢;所述承載部與連接部與所述陶瓷片的表面直接連接,能夠增加接觸面積,從而有效提升散熱效率。 The circuit board manufacturing method provided by this application can embed interconnected ceramic sheets and electronic components at the same time. The ceramic sheets and the electronic components are embedded in the circuit board at a high density. The ceramic sheets are used for The heat generated by the electronic components is quickly transferred out, that is, while the density of the embedded components is increased, the heat dissipation rate is also effectively increased; by arranging a first intermediate circuit substrate including a load-bearing part and a connection part connected to the load-bearing part, it is possible to Preventing the tendency of the first intermediate circuit layer and the first intermediate dielectric layer to separate; the carrying portion and the connecting portion are directly connected to the surface of the ceramic sheet, which can increase the contact area, thereby effectively improving the heat dissipation efficiency.

100:電路板 100:Circuit board

10:內層線路基板 10: Inner circuit substrate

11:內層介電層 11: Inner dielectric layer

12:第一內層線路層 12: First inner circuit layer

13:第二內層線路層 13: The second inner circuit layer

30:第一中間線路基板 30: First intermediate circuit substrate

31:第一中間介電層 31: First intermediate dielectric layer

32:第一中間線路層 32: First intermediate line layer

322:連接部 322:Connection part

324:承載部 324: Bearing part

35:第一覆銅板 35: The first copper clad laminate

352:第一銅層 352: First copper layer

355:盲孔 355:Blind hole

40:第二中間線路基板 40: Second intermediate circuit substrate

41:第二中間介電層 41: Second intermediate dielectric layer

42:第二中間線路層 42: Second intermediate line layer

45:第二覆銅板 45: Second copper clad plate

452:第二銅層 452: Second copper layer

50:通孔 50:Through hole

52:陶瓷片 52:ceramic piece

54:電子元件 54:Electronic components

56:導熱膠 56: Thermal conductive glue

60:第一外層線路基板 60: First outer circuit substrate

61:第一外層介電層 61: First outer dielectric layer

62:第一外層線路層 62: First outer circuit layer

65:第三銅層 65: The third copper layer

70:第二外層線路基板 70: Second outer circuit substrate

71:第二外層介電層 71: Second outer dielectric layer

72:第二外層線路層 72: Second outer circuit layer

75:第四銅層 75:The fourth copper layer

85:連通塊 85: Connected block

86:導電孔 86:Conductive hole

圖1為本申請實施例提供的內層線路基板的截面示意圖。 Figure 1 is a schematic cross-sectional view of an inner circuit substrate provided by an embodiment of the present application.

圖2為在圖1所示的內層線路基板的相對兩表面分別疊設第一覆銅板以及第二覆銅板後的截面示意圖。 FIG. 2 is a schematic cross-sectional view of the first copper-clad laminate and the second copper-clad laminate respectively stacked on two opposite surfaces of the inner circuit substrate shown in FIG. 1 .

圖3為在圖2所示的第一覆銅板的表面形成盲孔後的截面示意圖。 FIG. 3 is a schematic cross-sectional view after blind holes are formed on the surface of the first copper-clad plate shown in FIG. 2 .

圖4為將圖3所示的第一銅層以及第二銅層分別製作形成第一中間線路層以及第二中間線路層後的截面示意圖。 FIG. 4 is a schematic cross-sectional view after the first copper layer and the second copper layer shown in FIG. 3 are respectively formed into a first intermediate circuit layer and a second intermediate circuit layer.

圖5為形成貫穿圖4所示的第一中間線路基板、內層線路基板以及第二中間線路基板的通孔後的截面示意圖。 FIG. 5 is a schematic cross-sectional view after forming through holes through the first intermediate circuit substrate, the inner circuit substrate and the second intermediate circuit substrate shown in FIG. 4 .

圖6為在圖5所示的通孔中設置陶瓷片後的截面示意圖。 FIG. 6 is a schematic cross-sectional view of a ceramic sheet installed in the through hole shown in FIG. 5 .

圖7為在圖6所示的陶瓷片的表面塗覆導熱膠後的截面示意圖。 FIG. 7 is a schematic cross-sectional view after coating the surface of the ceramic sheet shown in FIG. 6 with thermally conductive adhesive.

圖8為在圖7所示的導熱膠表面設置電子元件後的截面示意圖。 FIG. 8 is a schematic cross-sectional view after electronic components are installed on the surface of the thermally conductive adhesive shown in FIG. 7 .

圖9為在圖8所示的第一中間線路基板與所述第二中間線路基板的表面分別疊設第一外層線路基板與第二外層線路基板後的截面示意圖。 FIG. 9 is a schematic cross-sectional view of the first outer circuit substrate and the second outer circuit substrate respectively stacked on the surfaces of the first intermediate circuit substrate and the second intermediate circuit substrate shown in FIG. 8 .

圖10為在圖9所述的第一外層線路基板上形成連接所述陶瓷片的連通塊,在所述第二外層線路基板上形成連接所述電子元件的導電孔後得到的電路板的截面示意圖。 Figure 10 is a cross-section of a circuit board obtained after forming connecting blocks connecting the ceramic sheets on the first outer circuit substrate shown in Figure 9 and forming conductive holes connecting the electronic components on the second outer circuit substrate Schematic diagram.

為了能夠更清楚地理解本申請的上述目的、特徵和優點,下面結合附圖和具體實施方式對本申請進行詳細描述。需要說明的是,在不衝突的情況下,本申請的實施方式及實施方式中的特徵可以相互組合。在下面的描述中闡述了很多具體細節以便於充分理解本申請,所描述的實施方式僅僅是本申請一部分實施方式,而不是全部的實施方式。 In order to more clearly understand the above objects, features and advantages of the present application, the present application will be described in detail below in conjunction with the accompanying drawings and specific implementation modes. It should be noted that, as long as there is no conflict, the embodiments of the present application and the features in the embodiments can be combined with each other. Many specific details are set forth in the following description to facilitate a full understanding of the present application. The described embodiments are only a part of the embodiments of the present application, rather than all of the embodiments.

除非另有定義,本文所使用的所有的技術和科學術語與屬於本申請的技術領域的技術人員通常理解的含義相同。本文中在本申請的說明書中所使用的術語只是為了描述具體的實施方式的目的,不是旨在於限制本申請。本文所使用的術語“和/或”包括一個或多個相關的所列項目的所有的和任意的組合。 Unless otherwise defined, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the technical field to which this application belongs. The terminology used herein in the description of the application is for the purpose of describing specific embodiments only and is not intended to limit the application. As used herein, the term "and/or" includes all and any combinations of one or more of the associated listed items.

在本申請的各實施例中,為了便於描述而非限制本申請,本申請專利申請說明書以及申請專利範圍中使用的術語“連接”並非限定於物理的或者機械的連接,不管是直接的還是間接的。“上”、“下”、“上方”、“下方”、“左”、“右”等僅用於表示相對位置關係,當被描述物件的絕對位置改變後,則該相對位置關係也相應地改變。 In the various embodiments of the present application, in order to facilitate the description but not to limit the present application, the term "connection" used in the specification and scope of the patent application is not limited to physical or mechanical connection, whether direct or indirect. of. "Up", "Down", "Above", "Down", "Left", "Right", etc. are only used to express relative positional relationships. When the absolute position of the described object changes, the relative positional relationship will also change accordingly. change.

請參閱圖1至圖10,本申請實施例提供一種電路板的製作方法,包括以下步驟: Referring to Figures 1 to 10, an embodiment of the present application provides a method for manufacturing a circuit board, which includes the following steps:

步驟S1:請參閱圖1,提供一內層線路基板10。 Step S1: Referring to Figure 1, an inner circuit substrate 10 is provided.

所述內層線路基板10包括內層介電層11、位於內層介電層11相對兩表面的第一內層線路層12以及第二內層線路層13,部分所述內層介電層11暴露於所述第一內層線路層12與所述第二內層線路層13的表面。所述內層線路基板10還包括導電孔(圖未示),以電連接位於所述第一內層線路層12以及所述第二內層線路層13。 The inner circuit substrate 10 includes an inner dielectric layer 11, a first inner circuit layer 12 and a second inner circuit layer 13 located on opposite surfaces of the inner dielectric layer 11. Part of the inner dielectric layer 11 is exposed on the surfaces of the first inner circuit layer 12 and the second inner circuit layer 13 . The inner circuit substrate 10 further includes conductive holes (not shown) for electrically connecting the first inner circuit layer 12 and the second inner circuit layer 13 .

步驟S2:請參閱圖2至圖4,在所述內層線路基板10的相對兩表面分別形成第一中間線路基板30以及第二中間線路基板40,所述第一中間線路基板30包括第一中間線路層32,所述第一中間線路層32包括承載部324以及與所述承載部324連接的連接部322。 Step S2: Referring to FIGS. 2 to 4 , a first intermediate circuit substrate 30 and a second intermediate circuit substrate 40 are respectively formed on two opposite surfaces of the inner circuit substrate 10 . The first intermediate circuit substrate 30 includes a first intermediate circuit substrate 30 and a second intermediate circuit substrate 40 . The first intermediate circuit layer 32 includes a carrying portion 324 and a connecting portion 322 connected to the carrying portion 324 .

形成所述第一中間線路基板30以及所述第二中間線路基板40的步驟可以包括步驟S21-S24。 The steps of forming the first intermediate circuit substrate 30 and the second intermediate circuit substrate 40 may include steps S21-S24.

步驟S21:請參閱圖2,提供第一覆銅板35以及第二覆銅板45,所述第一覆銅板35包括層疊設置的第一中間介電層31以及第一銅層352,所述第二覆銅板45包括層疊設置的第二中間介電層41以及第二銅層452。 Step S21: Please refer to FIG. 2 to provide a first copper-clad plate 35 and a second copper-clad plate 45. The first copper-clad plate 35 includes a first intermediate dielectric layer 31 and a first copper layer 352 arranged in a stack. The copper clad laminate 45 includes a stacked second intermediate dielectric layer 41 and a second copper layer 452 .

所述第一覆銅板35與所述第二覆銅板45均為單面覆銅板。 The first copper clad laminate 35 and the second copper clad laminate 45 are both single-sided copper clad laminates.

步驟S22:將所述第一覆銅板35以及所述第二覆銅板45分別覆蓋於所述內層線路基板10相對兩表面,所述第一中間介電層31覆蓋所述內層介電層11以及所述第一內層線路層12,所述第二中間介電層41覆蓋所述內層介電層11以及所述第二內層線路層13。 Step S22: Cover the first copper clad laminate 35 and the second copper clad laminate 45 on two opposite surfaces of the inner circuit substrate 10, and the first intermediate dielectric layer 31 covers the inner dielectric layer. 11 and the first inner circuit layer 12 , the second intermediate dielectric layer 41 covers the inner dielectric layer 11 and the second inner circuit layer 13 .

步驟S23:請參閱圖3,形成穿設於所述第一銅層352以及第一中間介電層31的盲孔355。 Step S23: Referring to FIG. 3 , a blind hole 355 is formed through the first copper layer 352 and the first intermediate dielectric layer 31 .

步驟S24:請參閱圖4,對所述第一銅層352進行線路製作形成所述第一中間線路層32,對所述第二銅層452進行線路製作形成第二中間線路層42;所述第一中間線路層32填充所述盲孔355形成連接所述第一中間介電層31的所 述連接部322,所述第一中間線路層32還包括凸伸於所述連接部322的承載部324,所述承載部324的凸伸方向所述連接部322的延伸方向具有一定的夾角,例如直角。 Step S24: Referring to FIG. 4 , circuit fabrication is performed on the first copper layer 352 to form the first intermediate circuit layer 32 , and circuit fabrication is performed on the second copper layer 452 to form the second intermediate circuit layer 42 ; The first intermediate circuit layer 32 fills the blind holes 355 to form all the connections connecting the first intermediate dielectric layer 31 The connecting portion 322, the first intermediate circuit layer 32 also includes a bearing portion 324 protruding from the connecting portion 322, the protruding direction of the bearing portion 324 has a certain angle with the extending direction of the connecting portion 322, For example, right angle.

步驟S3:請參閱圖5,形成穿設於所述第一中間線路基板30、內層線路基板10以及第二中間線路基板40的通孔50,所述連接部322暴露於所述通孔50,所述承載部324凸伸於所述通孔50。 Step S3: Referring to FIG. 5 , a through hole 50 is formed through the first intermediate circuit substrate 30 , the inner circuit substrate 10 and the second intermediate circuit substrate 40 , and the connecting portion 322 is exposed to the through hole 50 , the carrying portion 324 protrudes from the through hole 50 .

開孔處理以形成所述通孔50。其中,沿線路基板疊加方向,所述連接部322的表面暴露於所述通孔50,與所述連接部322連接的所述承載部324凸伸於所述通孔50。 Hole opening processing is performed to form the through holes 50 . Wherein, along the circuit substrate stacking direction, the surface of the connecting part 322 is exposed to the through hole 50 , and the carrying part 324 connected to the connecting part 322 protrudes from the through hole 50 .

步驟S4:請參閱圖6,提供一陶瓷片52,置於所述通孔50中並置於所述承載部324上。 Step S4: Referring to FIG. 6 , a ceramic piece 52 is provided, placed in the through hole 50 and placed on the carrying part 324 .

所述承載部324與所述連接部322形成一用於承載所述陶瓷片52的承載結構,至少部分所述陶瓷片52與所述承載部324連接,所述承載部324可用於支撐所述陶瓷片52,防止所述陶瓷片52從所述通孔50中脫落;所述承載部324支撐所述陶瓷片52的過程中,還可以避免受力過大時,第一中間線路層32與第一中間介電層31具有分離的趨勢,所述連接部322可抵接於所述陶瓷片52,防止第一中間線路層32與第一中間介電層31分離。 The bearing portion 324 and the connecting portion 322 form a bearing structure for bearing the ceramic sheet 52. At least part of the ceramic sheet 52 is connected to the bearing portion 324. The bearing portion 324 can be used to support the ceramic sheet 52. The ceramic piece 52 prevents the ceramic piece 52 from falling off from the through hole 50; in the process of supporting the ceramic piece 52 by the bearing portion 324, it can also avoid the first intermediate circuit layer 32 and the third intermediate circuit layer 32 when the force is too large. An intermediate dielectric layer 31 has a tendency to separate, and the connecting portion 322 can contact the ceramic sheet 52 to prevent the first intermediate circuit layer 32 from being separated from the first intermediate dielectric layer 31 .

步驟S5:請參閱圖7至圖8,提供一電子元件54,置於所述通孔50中並置於所述陶瓷片52上。 Step S5: Referring to FIGS. 7 to 8 , an electronic component 54 is provided, placed in the through hole 50 and placed on the ceramic sheet 52 .

所述電子元件54的電連接端朝向所述第二中間線路層42的一側設置,以便於後續與所述第二中間線路層42電連接。 The electrical connection end of the electronic component 54 is disposed toward one side of the second intermediate circuit layer 42 to facilitate subsequent electrical connection with the second intermediate circuit layer 42 .

請參閱圖7,在一些實施方式中,在將所述電子元件54置於所述陶瓷片52上的步驟之前,還可以包括在所述陶瓷片52背離所述第一中間線路層32的表面塗覆導熱膠56。所述導熱膠56用於粘結所述陶瓷片52與所述電子元件 54;所述導熱膠56具有導熱作用,以便於將所述電子元件54產生的熱量快速傳遞至所述陶瓷片52,以使所述陶瓷片52起到散熱作用;同時所述導熱膠56固化後還具有一定的柔韌性,具有緩衝作用,防止所述陶瓷片52與所述電子元件54剛性接觸而損壞。 Referring to FIG. 7 , in some embodiments, before placing the electronic component 54 on the ceramic sheet 52 , it may also include placing a surface on the ceramic sheet 52 away from the first intermediate circuit layer 32 Apply thermal paste 56. The thermally conductive glue 56 is used to bond the ceramic sheet 52 and the electronic components. 54; The thermally conductive glue 56 has a thermal conductive effect, so as to quickly transfer the heat generated by the electronic component 54 to the ceramic piece 52, so that the ceramic piece 52 plays a heat dissipation effect; at the same time, the thermally conductive glue 56 solidifies It also has a certain degree of flexibility and has a buffering effect to prevent damage caused by rigid contact between the ceramic sheet 52 and the electronic component 54 .

步驟S6:請參閱圖9,形成第一外層線路基板60於所述第一中間線路基板30的表面,所述第一外層線路基板60覆蓋所述陶瓷片52;形成第二外層線路基板70於所述第二中間線路基板40的表面,所述第二外層線路基板70覆蓋所述電子元件54。 Step S6: Referring to FIG. 9, a first outer circuit substrate 60 is formed on the surface of the first intermediate circuit substrate 30, and the first outer circuit substrate 60 covers the ceramic sheet 52; a second outer circuit substrate 70 is formed on the surface of the first intermediate circuit substrate 30. The second outer circuit substrate 70 covers the surface of the second intermediate circuit substrate 40 and the electronic component 54 .

在本實施方式中,所述第一外層線路基板60可以包括第一外層介電層61以及第三銅層65,所述第三銅層65在後續處理中可以形成第一外層線路層62;所述第二外層線路基板70可以包括第二外層介電層71以及第四銅層75,所述第四銅層75在後續處理中可以形成第二外層線路層72。即所述第一外層線路基板60與第二外層線路基板70均為單面覆銅板。 In this embodiment, the first outer circuit substrate 60 may include a first outer dielectric layer 61 and a third copper layer 65. The third copper layer 65 may form a first outer circuit layer 62 in subsequent processing; The second outer circuit substrate 70 may include a second outer dielectric layer 71 and a fourth copper layer 75. The fourth copper layer 75 may form a second outer circuit layer 72 in subsequent processing. That is, the first outer circuit substrate 60 and the second outer circuit substrate 70 are both single-sided copper clad laminates.

在一些實施方式中,所述第一外層線路基板60還包括多個金屬導熱孔(圖未示),每一所述承載部324通過至少一個金屬導熱孔與所述第三銅層65連接,以增強電路板100的散熱能力。 In some embodiments, the first outer circuit substrate 60 further includes a plurality of metal thermal vias (not shown), and each of the carrying portions 324 is connected to the third copper layer 65 through at least one metal thermal via. To enhance the heat dissipation capability of the circuit board 100 .

在另一些實施方式中,所述第一外層線路基板60也可以包括第一外層介電層61以及第一外層線路層62;所述第二外層線路基板70也可以包括第二外層介電層71以及第二外層線路層72。 In other embodiments, the first outer circuit substrate 60 may also include a first outer dielectric layer 61 and a first outer circuit layer 62; the second outer circuit substrate 70 may also include a second outer dielectric layer. 71 and the second outer circuit layer 72.

所述第一外層介電層61與所述第一中間線路基板30連接並覆蓋所述陶瓷片52;所述第二外層介電層71與所述第二中間線路基板40連接並覆蓋所述電子元件54。 The first outer dielectric layer 61 is connected to the first intermediate circuit substrate 30 and covers the ceramic sheet 52; the second outer dielectric layer 71 is connected to the second intermediate circuit substrate 40 and covers the Electronic components 54.

步驟S7:請參閱圖10,在所述第一外層線路基板60上形成連接所述陶瓷片52的連通塊85,在所述第二外層線路基板70上形成連接所述電子元件54的導電孔86。 Step S7: Referring to Figure 10, a connecting block 85 connected to the ceramic sheet 52 is formed on the first outer circuit substrate 60, and a conductive hole connected to the electronic component 54 is formed on the second outer circuit substrate 70. 86.

請再次參閱圖10,本申請還提供一種電路板100,所述電路板100包括依次疊設的第一外層線路基板60、第一中間線路基板30、內層線路基板10、第二中間線路基板40以及第二外層線路基板70,所述電路板100還包括貫穿所述第一中間線路基板30、所述內層線路基板10以及所述第二中間線路基板40的至少一陶瓷片52與至少一電子元件54,所述陶瓷片52位於靠近所述第一中間線路基板30的一側,所述電子元件54位於靠近所述第二中間線路基板40的一側,所述陶瓷片52與所述第一外層線路基板60連接,以便於快速導熱,所述電子元件54通過導電孔86與所述第二外層線路基板70電連接。 Please refer to Figure 10 again. This application also provides a circuit board 100. The circuit board 100 includes a first outer circuit substrate 60, a first intermediate circuit substrate 30, an inner circuit substrate 10, and a second intermediate circuit substrate stacked in sequence. 40 and the second outer circuit substrate 70. The circuit board 100 also includes at least one ceramic sheet 52 and at least one that penetrates the first intermediate circuit substrate 30, the inner circuit substrate 10 and the second intermediate circuit substrate 40. An electronic component 54, the ceramic sheet 52 is located on a side close to the first intermediate circuit substrate 30, the electronic component 54 is located on a side close to the second intermediate circuit substrate 40, the ceramic sheet 52 and the The first outer circuit substrate 60 is connected to facilitate rapid heat conduction, and the electronic component 54 is electrically connected to the second outer circuit substrate 70 through the conductive holes 86 .

所述內層線路基板10包括內層介電層11、位於內層介電層11相對兩表面的第一內層線路層12以及第二內層線路層13。所述陶瓷片52和/或電子元件54穿設於所述第一內層線路層12、所述內層介電層11、所述第二內層線路層13。 The inner circuit substrate 10 includes an inner dielectric layer 11 , a first inner circuit layer 12 and a second inner circuit layer 13 located on opposite surfaces of the inner dielectric layer 11 . The ceramic sheet 52 and/or the electronic component 54 penetrates the first inner circuit layer 12 , the inner dielectric layer 11 , and the second inner circuit layer 13 .

所述第一中間線路基板30包括層疊設置的第一中間介電層31以及第一中間線路層32,所述第一中間介電層31連接所述內層介電層11以及所述第一內層線路層12,所述第一中間線路層32位於所述第一中間介電層31背離所述內層線路基板10的表面。所述第一中間線路層32包括連接部322以及連接所述連接部322的承載部324,所述連接部322穿設於所述第一中間介電層31與所述陶瓷片52連接,所述承載部324位於所述陶瓷片52背離所述電子元件54的周緣並支撐所述陶瓷片52;所述連接部322與所述承載部324均連接所述陶瓷片52,從而進一步提升陶瓷片52的導熱性能。 The first intermediate circuit substrate 30 includes a stacked first intermediate dielectric layer 31 and a first intermediate circuit layer 32. The first intermediate dielectric layer 31 connects the inner dielectric layer 11 and the first intermediate circuit layer 32. Inner circuit layer 12, the first intermediate circuit layer 32 is located on the surface of the first intermediate dielectric layer 31 facing away from the inner circuit substrate 10. The first intermediate circuit layer 32 includes a connecting portion 322 and a bearing portion 324 connected to the connecting portion 322. The connecting portion 322 is penetrated through the first intermediate dielectric layer 31 and connected to the ceramic sheet 52, so The bearing portion 324 is located at the peripheral edge of the ceramic sheet 52 away from the electronic component 54 and supports the ceramic sheet 52; the connecting portion 322 and the bearing portion 324 are both connected to the ceramic sheet 52, thereby further improving the ceramic sheet. 52 thermal conductivity.

所述第二中間線路基板40包括層疊設置的第二中間介電層41以及第二中間線路層42,所述第二中間介電層41連接所述內層介電層11以及所述第二內層線路層13,所述第二中間線路層42位於所述第二中間介電層41背離所述內層線路基板10的表面。 The second intermediate circuit substrate 40 includes a stacked second intermediate dielectric layer 41 and a second intermediate circuit layer 42. The second intermediate dielectric layer 41 connects the inner dielectric layer 11 and the second intermediate circuit layer 42. The inner circuit layer 13 and the second intermediate circuit layer 42 are located on the surface of the second intermediate dielectric layer 41 facing away from the inner circuit substrate 10 .

所述第一外層線路基板60包括層疊設置的第一外層介電層61以及第一外層線路層62,所述第一外層介電層61連接所述第一中間介電層31以及所述第一中間線路層32,所述第一外層線路層62位於所述第一外層介電層61背離所述第一中間線路基板30的表面。 The first outer circuit substrate 60 includes a stacked first outer dielectric layer 61 and a first outer circuit layer 62. The first outer dielectric layer 61 connects the first intermediate dielectric layer 31 and the first outer circuit layer 62. An intermediate circuit layer 32 , the first outer circuit layer 62 is located on the surface of the first outer dielectric layer 61 facing away from the first intermediate circuit substrate 30 .

所述第二外層線路基板70包括層疊設置的第二外層介電層71以及第二外層線路層72,所述第二外層介電層71連接所述第二中間介電層41以及所述第二中間線路層42,所述第二外層線路層72位於所述第二外層介電層71背離所述第二中間線路基板40的表面。 The second outer circuit substrate 70 includes a stacked second outer dielectric layer 71 and a second outer circuit layer 72. The second outer dielectric layer 71 connects the second intermediate dielectric layer 41 and the second outer circuit layer 72. Two intermediate circuit layers 42 , the second outer circuit layer 72 is located on the surface of the second outer dielectric layer 71 facing away from the second intermediate circuit substrate 40 .

所述第一外層線路層62還連接有所述連通塊85,所述連通塊85穿設於所述第一外層介電層61,所述連通塊85與所述陶瓷片52直接連接,所述連通塊85還直接連接第一外層線路基板60,以便於所述電子元件54產生的熱量通過所述陶瓷片52快速傳遞給所述第一外層線路基板60,從而快速散發熱量。所述第二外層線路層72還連接有所述導電孔86,所述導電孔86穿設於所述第二外層介電層71,所述導電孔86與所述電子元件54電連接,所述導電孔86還電連接第二中間線路基板40。 The first outer circuit layer 62 is also connected to the connecting block 85. The connecting block 85 is passed through the first outer dielectric layer 61. The connecting block 85 is directly connected to the ceramic sheet 52, so The connecting block 85 is also directly connected to the first outer circuit substrate 60, so that the heat generated by the electronic component 54 can be quickly transferred to the first outer circuit substrate 60 through the ceramic sheet 52, thereby quickly dissipating the heat. The second outer circuit layer 72 is also connected to the conductive hole 86, which penetrates the second outer dielectric layer 71. The conductive hole 86 is electrically connected to the electronic component 54, so The conductive holes 86 are also electrically connected to the second intermediate circuit substrate 40 .

所述電路板100還包括導熱膠56,所述導熱膠56位於所述陶瓷片52與所述電子元件54之間。所述導熱膠56用於粘結所述陶瓷片52與所述電子元件54;所述導熱膠56還具有一定的柔韌性,具有緩衝作用,防止所述陶瓷片52與所述電子元件54損壞。 The circuit board 100 further includes a thermally conductive adhesive 56 located between the ceramic sheet 52 and the electronic component 54 . The thermally conductive adhesive 56 is used to bond the ceramic sheet 52 and the electronic component 54; the thermally conductive adhesive 56 also has a certain degree of flexibility and has a buffering effect to prevent damage to the ceramic sheet 52 and the electronic component 54. .

所述內層介電層11、第一中間介電層31、第二中間介電層41、第一外層介電層61以及第二外層介電層71均可以選自聚丙烯、環氧樹脂、聚氨酯、酚醛樹脂、脲醛樹脂、三聚氰胺-甲醛樹脂、不飽和樹脂、聚醯亞胺等材料中的至少一種。 The inner dielectric layer 11, the first middle dielectric layer 31, the second middle dielectric layer 41, the first outer dielectric layer 61 and the second outer dielectric layer 71 can all be selected from polypropylene, epoxy resin , at least one of polyurethane, phenolic resin, urea-formaldehyde resin, melamine-formaldehyde resin, unsaturated resin, polyimide and other materials.

本申請提供的電路板100的製作方法,可以同時內埋相互連接的陶瓷片52與電子元件54,所述陶瓷片52與所述電子元件54在所述電路板100中的內埋密度大,所述陶瓷片52用於將所述電子元件54產生的熱量快速傳遞出去,即提高內埋元件密度的同時,還有效提升散熱速率;通過設置包括承載部324以及與所述承載部324連接的連接部322的第一中間線路基板30,能夠防止第一中間線路層32與第一中間介電層31分離的趨勢;所述承載部324與連接部322與所述陶瓷片52的表面直接連接,能夠增加接觸面積,從而有效提升散熱效率。 The manufacturing method of the circuit board 100 provided by this application can embed interconnected ceramic sheets 52 and electronic components 54 at the same time. The ceramic sheets 52 and the electronic components 54 are embedded in the circuit board 100 at a high density. The ceramic sheet 52 is used to quickly transfer the heat generated by the electronic component 54 , that is, while increasing the density of the embedded components, it also effectively increases the heat dissipation rate; The first intermediate circuit substrate 30 of the connecting portion 322 can prevent the first intermediate circuit layer 32 from being separated from the first intermediate dielectric layer 31; the carrying portion 324 and the connecting portion 322 are directly connected to the surface of the ceramic sheet 52 , can increase the contact area, thereby effectively improving heat dissipation efficiency.

以上實施方式僅用以說明本申請的技術方案而非限制,儘管參照以上較佳實施方式對本申請進行了詳細說明,本領域的普通技術人員應當理解,可以對本申請的技術方案進行修改或等同替換都不應脫離本申請技術方案的精神和範圍。 The above embodiments are only used to illustrate the technical solutions of the present application and are not limiting. Although the present application has been described in detail with reference to the above preferred embodiments, those of ordinary skill in the art should understand that the technical solutions of the present application can be modified or equivalently replaced. None should deviate from the spirit and scope of the technical solution of this application.

100:電路板 100:Circuit board

10:內層線路基板 10: Inner circuit substrate

11:內層介電層 11: Inner dielectric layer

12:第一內層線路層 12: First inner circuit layer

13:第二內層線路層 13: The second inner circuit layer

30:第一中間線路基板 30: First intermediate circuit substrate

31:第一中間介電層 31: First intermediate dielectric layer

32:第一中間線路層 32: First intermediate line layer

322:連接部 322:Connection part

324:承載部 324: Bearing part

40:第二中間線路基板 40: Second intermediate circuit substrate

41:第二中間介電層 41: Second intermediate dielectric layer

42:第二中間線路層 42: Second intermediate line layer

52:陶瓷片 52:ceramic piece

54:電子元件 54:Electronic components

56:導熱膠 56: Thermal conductive glue

60:第一外層線路基板 60: First outer circuit substrate

61:第一外層介電層 61: First outer dielectric layer

62:第一外層線路層 62: First outer circuit layer

70:第二外層線路基板 70: Second outer circuit substrate

71:第二外層介電層 71: Second outer dielectric layer

72:第二外層線路層 72: Second outer circuit layer

85:連通塊 85: Connected block

86:導電孔 86:Conductive hole

Claims (9)

一種電路板的製作方法,其改良在於,包括以下步驟:提供一內層線路基板;在所述內層線路基板的相對兩表面分別形成第一中間線路基板以及第二中間線路基板,所述第一中間線路基板包括第一中間線路層,所述第一中間線路層包括承載部以及與所述承載部連接的連接部;形成穿設於所述第一中間線路基板、內層線路基板以及第二中間線路基板的通孔,所述承載部凸伸於所述通孔;提供一陶瓷片,置於所述通孔中並置於所述承載部上;提供一電子元件,置於所述通孔中並置於所述陶瓷片上;形成第一外層線路基板於所述第一中間線路基板的表面,所述第一外層線路基板覆蓋所述陶瓷片;形成第二外層線路基板於所述第二中間線路基板的表面,所述第二外層線路基板覆蓋所述電子元件;以及在所述第一外層線路基板上形成連接所述陶瓷片的連通塊,在所述第二外層線路基板上形成連接所述電子元件的導電孔。 A method for manufacturing a circuit board, the improvement of which is that it includes the following steps: providing an inner circuit substrate; forming a first intermediate circuit substrate and a second intermediate circuit substrate on two opposite surfaces of the inner circuit substrate, and the third intermediate circuit substrate An intermediate circuit substrate includes a first intermediate circuit layer, and the first intermediate circuit layer includes a carrying part and a connecting part connected to the carrying part; it is formed through the first intermediate circuit substrate, the inner layer circuit substrate and the third Two through holes of the intermediate circuit substrate, the carrying part protrudes from the through hole; a ceramic piece is provided, placed in the through hole and placed on the carrying part; an electronic component is provided, placed in the through hole holes and placed on the ceramic sheet; forming a first outer circuit substrate on the surface of the first intermediate circuit substrate, the first outer circuit substrate covering the ceramic sheet; forming a second outer circuit substrate on the second The surface of the intermediate circuit substrate, the second outer circuit substrate covers the electronic component; and a connecting block connecting the ceramic sheet is formed on the first outer circuit substrate, and a connection is formed on the second outer circuit substrate Conductive holes of the electronic components. 如請求項1所述之電路板的製作方法,其中,形成所述第一中間線路基板以及所述第二中間線路基板的步驟包括:提供第一覆銅板以及第二覆銅板,所述第一覆銅板包括層疊設置的第一內層介電層以及第一銅層,所述第二覆銅板包括層疊設置的第二內層介電層以及第二銅層;將所述第一覆銅板以及所述第二覆銅板分別覆蓋於所述內層線路基板相對兩表面;形成穿設於所述第一覆銅板的盲孔;以及 對所述第一銅層進行線路製作形成所述第一中間線路層,對所述第二銅層進行線路製作形成第二中間線路層;所述第一中間線路層填充所述盲孔形成所述連接部並形成凸伸於所述連接部的所述承載部。 The manufacturing method of a circuit board according to claim 1, wherein the step of forming the first intermediate circuit substrate and the second intermediate circuit substrate includes: providing a first copper clad laminate and a second copper clad laminate, the first The copper-clad board includes a stacked first inner dielectric layer and a first copper layer, and the second copper-clad board includes a stacked second inner dielectric layer and a second copper layer; the first copper-clad board and The second copper-clad board respectively covers two opposite surfaces of the inner circuit substrate; blind holes are formed through the first copper-clad board; and Conduct circuit fabrication on the first copper layer to form the first intermediate circuit layer, conduct circuit fabrication on the second copper layer to form a second intermediate circuit layer; the first intermediate circuit layer fills the blind holes to form the second intermediate circuit layer. The connecting part forms the carrying part protruding from the connecting part. 如請求項1所述之電路板的製作方法,其中,所述第一外層線路基板包括第一外層介電層以及第一外層線路層,所述連通塊穿設於所述第一外層介電層並電連接所述第一外層線路層;所述第二外層線路基板包括第二外層介電層以及第二外層線路層,所述導電孔穿設於所述第二外層介電層並電連接所述第二外層線路層。 The manufacturing method of a circuit board according to claim 1, wherein the first outer circuit substrate includes a first outer dielectric layer and a first outer circuit layer, and the connecting block is disposed through the first outer dielectric layer. layer and is electrically connected to the first outer circuit layer; the second outer circuit substrate includes a second outer dielectric layer and a second outer circuit layer, and the conductive holes are penetrated through the second outer dielectric layer and are electrically connected Connect the second outer circuit layer. 如請求項1所述之電路板的製作方法,其中,所述第一外層線路基板包括第一外層介電層以及第三銅層,所述第二外層線路基板包括第二外層介電層以及第四銅層;所述製作方法還包括:對所述第三銅層進行線路製作形成第一外層線路層以及穿設於所述第一外層介電層的所述連通塊,對所述第四銅層進行線路製作形成第二外層線路層以及穿設於所述第二外層介電層的所述導電孔。 The manufacturing method of a circuit board according to claim 1, wherein the first outer circuit substrate includes a first outer dielectric layer and a third copper layer, and the second outer circuit substrate includes a second outer dielectric layer and The fourth copper layer; the manufacturing method further includes: performing circuit fabrication on the third copper layer to form a first outer circuit layer and the connecting block passing through the first outer dielectric layer; Four copper layers are used for circuit fabrication to form a second outer circuit layer and the conductive holes that penetrate the second outer dielectric layer. 如請求項1所述之電路板的製作方法,其中,在步驟提供至少一陶瓷片,置於所述通孔中並置於所述承載部上之後,還包括步驟:在所述陶瓷片背離所述第一中間線路層的表面塗覆導熱膠。 The manufacturing method of a circuit board as claimed in claim 1, wherein after the step of providing at least one ceramic sheet and placing it in the through hole and on the bearing part, the method further includes the step of: placing the ceramic sheet away from the The surface of the first intermediate circuit layer is coated with thermal conductive glue. 一種電路板,其改良在於,包括依次疊設的第一外層線路基板、第一中間線路基板、內層線路基板、第二中間線路基板以及第二外層線路基板,所述電路板還包括至少一陶瓷片以及至少一電子元件,所述陶瓷片與所述電子元件疊設並貫穿所述第一中間線路基板所述內層線路基板以及所述第二中間線路基板,所述陶瓷片位於靠近所述第一中間線路基板的一側並通過連通塊與所述第一外層線路基板電連接,所述電子元件位於靠近所述第二中間線路基板的一側並通過導電孔與所述第二外層線路基板電連接;所述第一外層線路基板包 括層疊設置的第一外層介電層以及第一外層線路層,所述連通塊穿設於所述第一外層介電層並電連接所述第一外層線路層;所述第二外層線路基板包括層疊設置的第二外層介電層以及第二外層線路層,所述導電孔穿設於所述第二外層介電層並電連接所述第二外層線路層;其中,所述電路板還包括圍設於所述陶瓷片與所述電子元件至少部分周緣的導熱矽膠,所述第一中間線路基板包括第一中間線路層,所述第一中間線路層包括連接部以及與所述連接部連接的承載部,所述承載部與所述連接部與所述陶瓷片連接,所述連接部與所述導熱矽膠連接。 A circuit board, which is improved in that it includes a first outer circuit substrate, a first intermediate circuit substrate, an inner circuit substrate, a second intermediate circuit substrate and a second outer circuit substrate stacked in sequence, and the circuit board further includes at least one A ceramic sheet and at least one electronic component. The ceramic sheet is stacked with the electronic component and penetrates the first intermediate circuit substrate, the inner circuit substrate and the second intermediate circuit substrate. The ceramic sheet is located close to the One side of the first intermediate circuit substrate is electrically connected to the first outer circuit substrate through a connecting block, and the electronic component is located on a side close to the second intermediate circuit substrate and is connected to the second outer layer through conductive holes. The circuit substrate is electrically connected; the first outer circuit substrate includes It includes a stacked first outer dielectric layer and a first outer circuit layer, the connecting block is disposed in the first outer dielectric layer and is electrically connected to the first outer circuit layer; the second outer circuit substrate It includes a stacked second outer dielectric layer and a second outer circuit layer, the conductive hole is disposed in the second outer dielectric layer and is electrically connected to the second outer circuit layer; wherein the circuit board further It includes thermally conductive silicone surrounding at least part of the periphery of the ceramic sheet and the electronic component. The first intermediate circuit substrate includes a first intermediate circuit layer. The first intermediate circuit layer includes a connecting portion and a connecting portion with the connecting portion. A connected bearing part, the bearing part and the connecting part are connected to the ceramic piece, and the connecting part is connected to the thermally conductive silicone. 如請求項6所述之電路板,其中,所述電路板還包括導熱膠,所述導熱膠位於所述陶瓷片與所述電子元件之間。 The circuit board according to claim 6, wherein the circuit board further includes thermally conductive glue, and the thermally conductive glue is located between the ceramic sheet and the electronic component. 如請求項6所述之電路板,其中,所述第一中間線路基板包括層疊設置的第一中間介電層以及所述第一中間線路層;所述第二中間線路基板包括層疊設置的第二中間介電層以及所述第二中間線路層。 The circuit board of claim 6, wherein the first intermediate circuit substrate includes a stacked first intermediate dielectric layer and the first intermediate circuit layer; the second intermediate circuit substrate includes a stacked first intermediate circuit layer. two intermediate dielectric layers and the second intermediate circuit layer. 如請求項6所述之電路板,其中,所述連接部與所述承載部相互垂直。 The circuit board according to claim 6, wherein the connecting part and the carrying part are perpendicular to each other.
TW110126152A 2021-06-16 2021-07-15 Circuit board and method for manufacturing the same TWI819335B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202110667909.2A CN115484755A (en) 2021-06-16 2021-06-16 Manufacturing method of circuit board and circuit board
CN202110667909.2 2021-06-16

Publications (2)

Publication Number Publication Date
TW202301926A TW202301926A (en) 2023-01-01
TWI819335B true TWI819335B (en) 2023-10-21

Family

ID=84420122

Family Applications (1)

Application Number Title Priority Date Filing Date
TW110126152A TWI819335B (en) 2021-06-16 2021-07-15 Circuit board and method for manufacturing the same

Country Status (2)

Country Link
CN (1) CN115484755A (en)
TW (1) TWI819335B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117241466B (en) * 2023-11-13 2024-01-26 信丰迅捷兴电路科技有限公司 Liquid cooling circuit board with embedded device and preparation method thereof

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160227641A1 (en) * 2015-01-30 2016-08-04 Avago Technologies General IP (Singapore) Pte. Ltd . Printed circuit board with thermal via
CN107787112A (en) * 2016-08-25 2018-03-09 三星电机株式会社 Printed circuit board (PCB) with electronic component, its manufacture method and electronic component modular

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101231286B1 (en) * 2011-06-01 2013-02-07 엘지이노텍 주식회사 Printed circuit board embedded chip and it's manufacturing method
US11375619B2 (en) * 2019-09-24 2022-06-28 Hongqisheng Precision Electronics (Qinhuangdao) Co., Ltd. Method for manufacturing a packaging structure

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160227641A1 (en) * 2015-01-30 2016-08-04 Avago Technologies General IP (Singapore) Pte. Ltd . Printed circuit board with thermal via
CN107787112A (en) * 2016-08-25 2018-03-09 三星电机株式会社 Printed circuit board (PCB) with electronic component, its manufacture method and electronic component modular

Also Published As

Publication number Publication date
TW202301926A (en) 2023-01-01
CN115484755A (en) 2022-12-16

Similar Documents

Publication Publication Date Title
TWI569387B (en) Method of making thermally enhanced wiring board having isolator incorporated therein
TWI325745B (en) Circuit board structure and fabrication method thereof
WO2010034194A1 (en) Multilayer circuit board and production method thereof and communication device
JP4693861B2 (en) Heat dissipation printed circuit board and manufacturing method thereof
TWI712346B (en) Multilayer circuit board and method of manufacturing the same
TW201119539A (en) Printed circuit board and manufacturing method thereof
TWI819335B (en) Circuit board and method for manufacturing the same
JP2002076578A (en) Printed wiring board and manufacturing method therefor
KR101044105B1 (en) A method of manufacturing printed circuit board
KR102055139B1 (en) Metal core printed circuit board and method of manufacturing the same
TW202007238A (en) Printed circuit board
JP4363947B2 (en) Multilayer wiring circuit board and method for manufacturing the same
KR20120124319A (en) The printed circuit board and the method for manufacturing the same
CN114793386B (en) Circuit board manufacturing method and circuit board
JP2011258778A (en) Layer circuit board and method for producing the same
KR20120028566A (en) Carrier member and method of manufacturing pcb using the same
KR100917028B1 (en) Anodized metal board its preparation manufacturing method
US9443830B1 (en) Printed circuits with embedded semiconductor dies
CN217088245U (en) Heat radiation substrate
CN212312953U (en) Aluminum substrate with high peel strength
JPH08279684A (en) Metal base multilayered circuit board
CN102300406A (en) Embedded-type circuit board and production method thereof
CN202262069U (en) Embedded circuit board
JP2002076577A (en) Printed wiring board and manufacturing method therefor
JPH01290279A (en) Wiring board and manufacture thereof