TWI815769B - Method and system for measuring the depth of damage layer on wafer surface - Google Patents
Method and system for measuring the depth of damage layer on wafer surface Download PDFInfo
- Publication number
- TWI815769B TWI815769B TW112104091A TW112104091A TWI815769B TW I815769 B TWI815769 B TW I815769B TW 112104091 A TW112104091 A TW 112104091A TW 112104091 A TW112104091 A TW 112104091A TW I815769 B TWI815769 B TW I815769B
- Authority
- TW
- Taiwan
- Prior art keywords
- wafer
- damage
- etching
- tested
- detected
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 54
- 238000005530 etching Methods 0.000 claims abstract description 152
- 238000001514 detection method Methods 0.000 claims abstract description 39
- 239000007788 liquid Substances 0.000 claims description 41
- 238000012545 processing Methods 0.000 claims description 21
- 238000002441 X-ray diffraction Methods 0.000 claims description 8
- 235000012431 wafers Nutrition 0.000 description 125
- 230000015654 memory Effects 0.000 description 27
- 238000005498 polishing Methods 0.000 description 16
- 238000005259 measurement Methods 0.000 description 15
- 239000000523 sample Substances 0.000 description 15
- 238000010586 diagram Methods 0.000 description 12
- 238000003860 storage Methods 0.000 description 10
- 238000000227 grinding Methods 0.000 description 8
- 230000006870 function Effects 0.000 description 7
- 238000005516 engineering process Methods 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 238000012360 testing method Methods 0.000 description 5
- 238000004891 communication Methods 0.000 description 4
- 230000001360 synchronised effect Effects 0.000 description 4
- QTBSBXVTEAMEQO-UHFFFAOYSA-N Acetic acid Chemical compound CC(O)=O QTBSBXVTEAMEQO-UHFFFAOYSA-N 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 2
- 238000004590 computer program Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000003746 surface roughness Effects 0.000 description 2
- KLDZYURQCUYZBL-UHFFFAOYSA-N 2-[3-[(2-hydroxyphenyl)methylideneamino]propyliminomethyl]phenol Chemical compound OC1=CC=CC=C1C=NCCCN=CC1=CC=CC=C1O KLDZYURQCUYZBL-UHFFFAOYSA-N 0.000 description 1
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 201000001098 delayed sleep phase syndrome Diseases 0.000 description 1
- 208000033921 delayed sleep phase type circadian rhythm sleep disease Diseases 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 239000012153 distilled water Substances 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 239000003292 glue Substances 0.000 description 1
- 238000000691 measurement method Methods 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 229910017604 nitric acid Inorganic materials 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 238000005096 rolling process Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/12—Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01B—MEASURING LENGTH, THICKNESS OR SIMILAR LINEAR DIMENSIONS; MEASURING ANGLES; MEASURING AREAS; MEASURING IRREGULARITIES OF SURFACES OR CONTOURS
- G01B21/00—Measuring arrangements or details thereof, where the measuring technique is not covered by the other groups of this subclass, unspecified or not relevant
- G01B21/30—Measuring arrangements or details thereof, where the measuring technique is not covered by the other groups of this subclass, unspecified or not relevant for measuring roughness or irregularity of surfaces
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01N—INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
- G01N1/00—Sampling; Preparing specimens for investigation
- G01N1/28—Preparing specimens for investigation including physical details of (bio-)chemical methods covered elsewhere, e.g. G01N33/50, C12Q
- G01N1/32—Polishing; Etching
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01N—INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
- G01N23/00—Investigating or analysing materials by the use of wave or particle radiation, e.g. X-rays or neutrons, not covered by groups G01N3/00 – G01N17/00, G01N21/00 or G01N22/00
- G01N23/20—Investigating or analysing materials by the use of wave or particle radiation, e.g. X-rays or neutrons, not covered by groups G01N3/00 – G01N17/00, G01N21/00 or G01N22/00 by using diffraction of the radiation by the materials, e.g. for investigating crystal structure; by using scattering of the radiation by the materials, e.g. for investigating non-crystalline materials; by using reflection of the radiation by the materials
- G01N23/20008—Constructional details of analysers, e.g. characterised by X-ray source, detector or optical system; Accessories therefor; Preparing specimens therefor
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01N—INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
- G01N23/00—Investigating or analysing materials by the use of wave or particle radiation, e.g. X-rays or neutrons, not covered by groups G01N3/00 – G01N17/00, G01N21/00 or G01N22/00
- G01N23/20—Investigating or analysing materials by the use of wave or particle radiation, e.g. X-rays or neutrons, not covered by groups G01N3/00 – G01N17/00, G01N21/00 or G01N22/00 by using diffraction of the radiation by the materials, e.g. for investigating crystal structure; by using scattering of the radiation by the materials, e.g. for investigating non-crystalline materials; by using reflection of the radiation by the materials
- G01N23/207—Diffractometry using detectors, e.g. using a probe in a central position and one or more displaceable detectors in circumferential positions
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Length Measuring Devices With Unspecified Measuring Means (AREA)
- Length Measuring Devices By Optical Means (AREA)
- Investigating Materials By The Use Of Optical Means Adapted For Particular Applications (AREA)
Abstract
本發明公開了一種測量晶圓表面損傷層深度的方法及系統;測量晶圓表面損傷層深度的方法包括:從待測晶圓的中心至邊緣方向,將待測晶圓表面劃分為多個同心圓以形成多個同心圓環區域;從待測晶圓的中心至邊緣方向起,對每個同心圓環區域採用設定濃度的刻蝕液並按照設定的刻蝕時長進行刻蝕操作,使得在待測晶圓的表面上形成具有多個台階面且呈同心圓環狀的台階;依次對多個台階面進行損傷檢測,直至未檢測到損傷為止;當未檢測到損傷時根據所有的已檢測到損傷的台階面對應的台階的高度來確定待測晶圓表面的損傷層深度;其中,台階的高度根據刻蝕液的刻蝕速率和刻蝕時長計算獲得。The invention discloses a method and system for measuring the depth of the damage layer on the surface of a wafer; the method for measuring the depth of the damage layer on the surface of a wafer includes: dividing the surface of the wafer to be measured into a plurality of concentric circle to form multiple concentric ring areas; starting from the center to the edge of the wafer to be tested, use an etching solution of a set concentration for each concentric ring area and perform an etching operation according to the set etching time, so that Form a step with multiple step surfaces in the shape of a concentric ring on the surface of the wafer to be tested; perform damage detection on the multiple step surfaces in sequence until no damage is detected; when no damage is detected, based on all the The depth of the damaged layer on the surface of the wafer to be measured is determined by the height of the step corresponding to the step surface where damage is detected; the height of the step is calculated based on the etching rate and etching time of the etching solution.
Description
本發明屬於晶圓加工製造技術領域,尤指一種測量晶圓表面損傷層深度的方法及系統。The invention belongs to the technical field of wafer processing and manufacturing, and in particular refers to a method and system for measuring the depth of a damaged layer on a wafer surface.
在從拉製的單晶矽棒到晶圓的製造過程中,需要經過滾磨、切片、研磨、刻蝕及拋光等多道製作流程。在例如滾磨、切片或者研磨的機械加工過程中,會不可避免地在晶圓表面引入機械損傷,這些機械損傷破壞了晶圓表面原有的單晶層,嚴重影響了晶圓的品質。因此,需要在後續加工過程中通過例如刻蝕、拋光等技術去除掉這些機械損傷層。在去除晶圓表面的機械損傷層時,需要能夠準確測量出該機械損傷層的深度,以據此設定去除操作中所涉及的具體去除量。In the manufacturing process from drawn single crystal silicon rods to wafers, multiple manufacturing processes such as tumbling, slicing, grinding, etching and polishing are required. During mechanical processing such as rolling, slicing or grinding, mechanical damage will inevitably be introduced on the wafer surface. These mechanical damages destroy the original single crystal layer on the wafer surface and seriously affect the quality of the wafer. Therefore, these mechanically damaged layers need to be removed during subsequent processing through techniques such as etching and polishing. When removing the mechanically damaged layer on the wafer surface, it is necessary to accurately measure the depth of the mechanically damaged layer, so as to set the specific removal amount involved in the removal operation accordingly.
相關技術中的機械損傷層深度測量技術分為直接測量和間接測量。直接測量指直接觀測晶圓斷面上的機械損傷,但因這些機械損傷較淺,不易直接用顯微鏡觀察,通常是將晶圓截斷後採用掃描電子顯微鏡(Scanning Electron Microscope,SEM)或者透射電子顯微鏡(Transmission Electron Microscope,TEM)等高精度設備觀察斷面上的機械損傷,但該方法的設備成本高昂且制樣複雜。The mechanical damage layer depth measurement technology in the related art is divided into direct measurement and indirect measurement. Direct measurement refers to directly observing the mechanical damage on the cross section of the wafer. However, because these mechanical damages are shallow, it is not easy to observe directly with a microscope. The wafer is usually cut off and then a scanning electron microscope (SEM) or transmission electron microscope is used. High-precision equipment such as Transmission Electron Microscope (TEM) can observe mechanical damage on the cross section, but the equipment cost of this method is high and the sample preparation is complicated.
角度拋光法是實驗室內常採用的間接測量方法。在該方法中,通過將垂直的機械損傷層磨拋出一個光滑的斜面實現了機械損傷層的放大,以匹配顯微鏡的測量精度。磨拋的斜面會再經過刻蝕而將機械損傷進一步放大並使用顯微鏡測量,之後再經幾何換算為實際損傷深度。The angle polishing method is an indirect measurement method commonly used in laboratories. In this method, the mechanically damaged layer is amplified by grinding and throwing the vertical mechanically damaged layer into a smooth bevel to match the measurement accuracy of the microscope. The ground and polished bevel is then etched to further magnify the mechanical damage and measured using a microscope, which is then geometrically converted to the actual damage depth.
但是,角度拋光法對樣品的處理與測量要求較高。首先,該方法需要將晶圓裂解後獲得樣片方可進行處理,且樣片磨拋後的刻蝕需要設計單獨的夾具與槽體;再者,需要將樣片黏接至已知角度的斜面,再將斜面黏接在磨拋盤上,兩次黏接導致穩定性較差;而且,樣片進行角度拋光時要避免引入新的機械損傷,斜面最好磨拋出光滑的表面,斜面的光滑效果直接影響顯微鏡分辨;最後,斜面測量時損傷層與無損傷層的介面是通過肉眼判定的,造成測量結果受技術人員的經驗影響較大。However, the angle polishing method has higher requirements for sample processing and measurement. First of all, this method requires the wafer to be cracked to obtain samples before processing, and the etching of the samples after grinding and polishing requires the design of separate fixtures and tanks; furthermore, the samples need to be bonded to a bevel with a known angle, and then The bevel is bonded to the grinding and polishing disc. Two bondings result in poor stability. Moreover, new mechanical damage must be avoided when the sample is polished at an angle. It is best to grind and polish the bevel to a smooth surface. The smooth effect of the bevel directly affects the microscope. Resolution; finally, during slope measurement, the interface between the damaged layer and the non-damaged layer is determined by the naked eye, causing the measurement results to be greatly affected by the experience of the technician.
有鑒於此,本發明期望提供一種測量晶圓表面損傷層深度的方法及系統;能夠直接測量晶圓表面損傷層深度而無需通過幾何關係進行逆推,同時能夠避免肉眼觀察引入的判斷誤差,提高測量精度。In view of this, the present invention hopes to provide a method and system for measuring the depth of the damage layer on the wafer surface; it can directly measure the depth of the damage layer on the wafer surface without inferring it through geometric relationships; at the same time, it can avoid the judgment error introduced by naked eye observation and improve Measurement accuracy.
本發明的技術方案是這樣實現的:第一方面,本發明提供了一種測量晶圓表面損傷層深度的方法,其步驟包括:從待測晶圓的中心至邊緣方向,將待測晶圓表面劃分為多個同心圓以形成多個同心圓環區域;從待測晶圓的中心至邊緣方向起,對每個同心圓環區域採用設定濃度的刻蝕液並按照設定的刻蝕時長進行刻蝕操作,使得在待測晶圓的表面上形成具有多個台階面且呈同心圓環狀的台階;依次對多個台階面進行損傷檢測,直至未檢測到損傷為止;當未檢測到損傷時根據所有的已檢測到損傷的台階面對應的台階的高度來確定待測晶圓表面的損傷層深度;其中,台階的高度根據刻蝕液的刻蝕速率和刻蝕時長計算獲得。The technical solution of the present invention is implemented as follows: First, the present invention provides a method for measuring the depth of the damage layer on the surface of a wafer. The steps include: measuring the surface of the wafer to be measured from the center to the edge of the wafer to be measured. Divide into multiple concentric circles to form multiple concentric ring areas; starting from the center to the edge of the wafer to be tested, use an etching solution with a set concentration for each concentric ring area and follow the set etching time. The etching operation forms steps with multiple step surfaces in the shape of concentric rings on the surface of the wafer to be tested; damage detection is performed on the multiple step surfaces in sequence until no damage is detected; when no damage is detected The depth of the damaged layer on the surface of the wafer to be tested is determined based on the height of the steps corresponding to all the detected damaged step surfaces; where the height of the step is calculated based on the etching rate and etching time of the etching solution.
第二方面,本發明提供了一種測量晶圓表面損傷層深度的系統,其主要包括:劃分部分,劃分部分經配置為從待測晶圓的中心至邊緣方向,將待測晶圓表面劃分為多個同心圓以形成多個同心圓環區域;刻蝕部分,刻蝕部分經配置為從待測晶圓的中心至邊緣方向起,對每個同心圓環區域採用設定濃度的刻蝕液並按照設定的刻蝕時長進行刻蝕操作,使得在待測晶圓的表面上形成具有多個台階面且呈同心圓環狀的台階;檢測部分,檢測部分經配置為依次對多個台階面進行損傷檢測,直至未檢測到損傷為止;確定部分,確定部分經配置為未檢測到損傷時根據所有的已檢測到損傷的台階面對應的台階的高度來確定待測晶圓表面的損傷層深度;其中,台階的高度根據刻蝕液的刻蝕速率和刻蝕時長計算獲得。In a second aspect, the present invention provides a system for measuring the depth of the damage layer on the surface of a wafer, which mainly includes: a dividing part configured to divide the surface of the wafer to be measured from the center to the edge of the wafer to be measured. Multiple concentric circles to form multiple concentric ring areas; the etching part, the etching part is configured to use an etching liquid of a set concentration for each concentric ring area from the center to the edge of the wafer to be tested. The etching operation is performed according to the set etching time, so that steps with multiple step surfaces and concentric rings are formed on the surface of the wafer to be tested; the detection part is configured to sequentially detect the multiple step surfaces. Perform damage detection until no damage is detected; the determination part is configured to determine the depth of the damage layer on the surface of the wafer to be tested based on the height of the steps corresponding to all the step surfaces where damage has been detected when no damage is detected. ; Among them, the height of the step is calculated based on the etching rate and etching time of the etching solution.
第三方面,本發明提供了一種測量晶圓表面損傷層深度的系統,其主要包括:數據處理裝置,多個液體管路以及檢測裝置;其中,數據處理裝置經配置為:從待測晶圓的中心至邊緣方向,將待測晶圓表面劃分為多個同心圓以形成多個同心圓環區域;多個液體管路用於分別流通設定濃度的刻蝕液以使設定濃度的刻蝕液對待測晶圓表面上的多個同心圓環區域分別進行刻蝕操作,使得在待測晶圓的表面上形成具有多個台階面且呈同心圓環狀的台階;檢測裝置用於依次對多個台階面進行損傷檢測,直至未檢測到損傷為止;數據處理裝置,還經配置為:從待測晶圓的中心至邊緣方向起,控制每個同心圓環區域採用設定濃度的刻蝕液並按照設定的刻蝕時長進行刻蝕操作;以及,當未檢測到損傷時根據所有的已檢測到損傷的台階面對應的台階的高度來確定待測晶圓表面的損傷層深度;其中,台階的高度根據刻蝕液的刻蝕速率和刻蝕時長計算獲得。In a third aspect, the present invention provides a system for measuring the depth of the damage layer on a wafer surface, which mainly includes: a data processing device, a plurality of liquid pipelines and a detection device; wherein the data processing device is configured to: from the wafer to be tested From the center to the edge, the surface of the wafer to be tested is divided into multiple concentric circles to form multiple concentric ring areas; multiple liquid pipelines are used to circulate the etching liquid of the set concentration respectively to make the etching liquid of the set concentration The multiple concentric ring areas on the surface of the wafer to be tested are etched separately, so that steps with multiple step surfaces in the shape of concentric rings are formed on the surface of the wafer to be tested; the detection device is used to sequentially conduct multiple etching operations on the surface of the wafer to be tested. Damage detection is performed on each step surface until no damage is detected; the data processing device is also configured to: from the center to the edge of the wafer to be tested, control each concentric ring area to use an etching solution with a set concentration and Carry out the etching operation according to the set etching time; and, when no damage is detected, determine the depth of the damage layer on the surface of the wafer to be tested based on the height of the steps corresponding to all the step surfaces with detected damage; where, the step The height is calculated based on the etching rate and etching time of the etching solution.
本發明提供了一種測量晶圓表面損傷層深度的方法、系統及電腦存儲介質;對於本發明的技術方案,可以直接對整片晶圓進行損傷層深度測量,將整片晶圓劃分為多個同心圓環區域後浸入刻蝕液中按照設定的濃度及設定的刻蝕時長進行刻蝕以生成多個台階,從而能夠根據台階的高度獲得晶圓表面損傷層的深度。在該方法中,由於無需將晶圓裂解成樣片,故不存在針對樣片進行角度拋光時因兩次黏接而導致的穩定性較差的問題,也不存在由於角度拋光而在斜面上引入新的損傷從而影響測量結果的問題,由此節約了製作流程並因此降低了成本也提高了測量結果的準確度。The invention provides a method, system and computer storage medium for measuring the depth of the damage layer on the surface of a wafer. With the technical solution of the invention, the depth of the damage layer can be directly measured on the entire wafer, and the entire wafer can be divided into multiple The concentric ring area is then immersed in the etching solution and etched according to the set concentration and set etching time to generate multiple steps, so that the depth of the damage layer on the wafer surface can be obtained according to the height of the steps. In this method, since there is no need to split the wafer into samples, there is no problem of poor stability caused by two bondings when angularly polishing the samples, and there is no need to introduce new wafers on the bevel due to angle polishing. Damage affects the measurement results, thereby saving the production process, thereby reducing costs and improving the accuracy of measurement results.
下面將結合本發明實施例中的附圖,對本發明實施例中的技術方案進行清楚、完整地描述。The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention.
目前通常採用的測量晶圓損傷層深度的方法包括角度拋光法,該方法需要將晶圓裂解成小的樣片來進行。角度拋光法通常包括以下步驟:將晶圓裂解成多個尺寸較小的樣片;利用例如樹脂膠將樣片黏接至已知角度的斜面,再將斜面黏接在磨拋盤上;將樣片截面磨拋成一已知角度的斜面,以使晶圓表面的損傷層能夠在該已知角度的斜面上暴露出來;使用特製的夾具夾持樣片並投入刻蝕液中進行刻蝕,以使損傷層在該已知角度的斜面上進一步放大顯現;以及利用顯微鏡對黏接樣片的分界線或介面進行觀測,依據分界線處裂紋的長度以及蝕坑的數量和分佈測量出該已知角度的斜面上的損傷的長度,並通過該長度L與該已知角度 的正弦值計算獲得損傷層的深度,具體如圖1所示,損傷層的深度H表示為 。 Currently, the commonly used methods to measure the depth of the wafer damage layer include the angle polishing method, which requires splitting the wafer into small samples. The angle polishing method usually includes the following steps: splitting the wafer into multiple smaller-sized samples; bonding the samples to a bevel with a known angle using, for example, resin glue, and then bonding the bevel to the grinding and polishing disc; grinding the cross-section of the sample Polish to a slope of a known angle so that the damaged layer on the wafer surface can be exposed on the slope of a known angle; use a special fixture to hold the sample and put it into the etching solution for etching so that the damaged layer can be exposed on the slope of the known angle. The inclined surface of the known angle is further magnified and displayed; and the dividing line or interface of the bonded sample is observed using a microscope, and the cracks on the inclined surface of the known angle are measured based on the length of the cracks at the dividing line and the number and distribution of corrosion pits. the length of the damage, and the known angle between this length L and Calculate the sine value of to obtain the depth of the damaged layer, as shown in Figure 1. The depth H of the damaged layer is expressed as .
然而,通過上述步驟可以看到,該方法需要對晶圓進行裂片處理以獲得較小的樣片,且在具體實施過程中樣片的尺寸通常小於1cm×1cm,角度拋光時操作難度較大;同時,在對磨拋後的樣片進行刻蝕時需要設計單獨的夾具與槽體;樣片要被黏接至已知角度的斜面,且斜面要再黏接在磨拋盤上,兩次黏接導致穩定性較差;樣片進行角度拋光時要避免引入新的損傷,斜面最好磨出光滑的表面,斜面的光滑效果直接影響顯微鏡分辨;而且,斜面測量時損傷層與無損傷層的介面是通過肉眼判定的,這使測量結果受技術人員經驗的影響較大。However, as can be seen from the above steps, this method requires splitting the wafer to obtain smaller samples, and during the specific implementation process, the size of the samples is usually less than 1cm × 1cm, making it difficult to operate during angle polishing; at the same time, When etching the polished sample, a separate fixture and tank need to be designed; the sample must be bonded to a bevel with a known angle, and the bevel must be bonded to the grinding and polishing disc again. The two bondings lead to stability. Poor; when angularly polishing the sample, it is necessary to avoid introducing new damage. It is best to grind the bevel to a smooth surface. The smooth effect of the bevel directly affects the microscope resolution; moreover, when measuring the bevel, the interface between the damaged layer and the non-damaged layer is determined by the naked eye. , which makes the measurement results greatly affected by the experience of the technician.
為解決上述問題,本發明實施例期望提供一種對晶圓表面損傷層進行厚度分解以能夠直接測量得到晶圓表面損傷層深度的技術方案。具體而言,參見圖2,其示出了能夠實施本發明實施例技術方案的刻蝕裝置2,該刻蝕裝置2包括:多個液體管路21(21-A~21-F),分別用於流通設定濃度的刻蝕液以對晶圓W表面分區域進行刻蝕,使得在晶圓W的表面上形成具有多個台階面且呈同心圓環的台階;多個液體供應單元22(22-A~22-F),用於分別向對應的液體管路21供給設定濃度的刻蝕液。In order to solve the above problems, embodiments of the present invention are expected to provide a technical solution that decomposes the thickness of the damage layer on the wafer surface so as to directly measure the depth of the damage layer on the wafer surface. Specifically, refer to Figure 2, which shows an
基於上述圖2所示的刻蝕裝置2,參見圖3,其示出了本發明實施例提供的一種測量晶圓表面損傷層深度的方法,其步驟包括:S301、從待測晶圓的中心至邊緣方向,將待測晶圓表面劃分為多個同心圓以形成多個同心圓環區域;S302、從待測晶圓的中心至邊緣方向起,對每個同心圓環區域採用設定濃度的刻蝕液並按照設定的刻蝕時長進行刻蝕操作,使得在待測晶圓的表面上形成具有多個台階面且呈同心圓環狀的台階;S303、依次對多個台階面進行損傷檢測,直至未檢測到損傷為止;S304、當未檢測到損傷時根據所有的已檢測到損傷的台階面對應的台階的高度來確定待測晶圓表面的損傷層深度;其中,台階的高度根據刻蝕液的刻蝕速率和刻蝕時長計算獲得。Based on the
對於圖3所述的技術方案,為了能夠對晶圓W表面的損傷層進行直接刻蝕,在本發明實施例中預先將晶圓W表面劃分為多個同心圓環區域,具體如圖4所示,每個液體管路21對應相應的同心圓環區域,例如液體管路21-A對應最小的同心圓環區域,在具體實施過程中刻蝕液分別流經多個液體管路21以與晶圓W的表面接觸。在具體實施過程中,例如從液體管路21-A至液體管路21-F通入設定濃度的刻蝕液,每個同心圓區域對應的刻蝕時長t從液體管路21-A至液體管路21-F依次呈逐漸增加;或者每個同心圓區域對應的刻蝕時長t相等,刻蝕液濃度從液體管路21-A至液體管路21-F依次呈逐漸增加。基於這種刻蝕方法,從晶圓W表面的中心至邊緣方向會形成如圖5所示的台階,可以理解地,當未檢測到損傷時,統計所有存在損傷的台階面對應台階的高度,並根據刻蝕液的刻蝕速率v和刻蝕時長t計算獲得上述每個台階的高度h,並最終根據所有存在損傷的台階面對應的所有台階的高度獲得晶圓的表面損傷層的深度H。For the technical solution shown in Figure 3, in order to directly etch the damaged layer on the surface of the wafer W, in the embodiment of the present invention, the surface of the wafer W is divided into multiple concentric ring areas in advance, as shown in Figure 4 As shown, each
可以理解地,在本發明實施例中晶圓W表面損傷層的深度H與劃分的同心圓環區域的個數(也就是台階面的數量)以及每個台階高度相關。It can be understood that in the embodiment of the present invention, the depth H of the damage layer on the surface of the wafer W is related to the number of divided concentric ring areas (that is, the number of step surfaces) and the height of each step.
對於圖3所述的技術方案,可以直接對整片晶圓W進行損傷層深度測量,整片晶圓W劃分為多個同心圓環區域後浸入刻蝕液中,其中刻蝕液可以通過多個液體管路21以與對應的同心圓環區域相接觸進而進行刻蝕。在該方法中,由於無需將晶圓裂解成樣片,故不存在針對樣片進行角度拋光時因兩次黏接而導致的穩定性較差的問題,也不存在由於角度拋光而在斜面上引入新的損傷從而影響測量結果的問題,由此節約了製作流程並因此降低了成本也提高了測量結果的準確度。For the technical solution shown in Figure 3, the depth of the damaged layer can be measured directly on the entire wafer W. The entire wafer W is divided into multiple concentric ring areas and then immersed in the etching liquid. The etching liquid can pass through multiple Each
對於圖3所述的技術方案,在一些可能的實施方式中,從待測晶圓的中心至邊緣方向起,對每個同心圓環區域採用設定濃度的刻蝕液並按照設定的刻蝕時長進行刻蝕操作,使得在待測晶圓的表面上形成具有多個台階面且呈同心圓環狀的台階,包括:從待測晶圓的中心至邊緣方向起,對每個同心圓環區域進行採用相同濃度的刻蝕液且每個同心圓環區域對應的刻蝕時長呈逐漸增加的刻蝕操作,使得在待測晶圓的表面上形成具有多個台階面且呈同心圓環狀的台階。For the technical solution described in Figure 3, in some possible implementations, from the center to the edge of the wafer to be tested, an etching solution with a set concentration is used for each concentric ring area and according to the set etching time. The etching operation is performed for a long time to form steps with multiple step surfaces in the shape of concentric rings on the surface of the wafer to be tested, including: starting from the center of the wafer to be tested to the edge direction, for each concentric ring The etching operation is carried out in each area using the same concentration of etching solution and the etching time corresponding to each concentric ring area is gradually increasing, so that multiple step surfaces and concentric rings are formed on the surface of the wafer to be tested. shaped steps.
具體而言,每個台階的高度h可以通過公式h=v×t來計算。從待測晶圓的中心至邊緣方向起,當每個同心圓環區域的刻蝕時長t呈等差式增加時,每個台階的高度h也是相等的。在這種情況下,可以通過公式H=n×h直接計算出晶圓的表面損傷層的深度H,其中,n表示所有檢測出損傷的台階面的總個數。Specifically, the height h of each step can be calculated by the formula h=v×t. From the center to the edge of the wafer to be tested, when the etching time t of each concentric ring area increases arithmetic, the height h of each step is also equal. In this case, the depth H of the surface damage layer of the wafer can be directly calculated through the formula H=n×h, where n represents the total number of all step surfaces with detected damage.
另一方面,從待測晶圓的中心至邊緣方向起,當每個同心圓環區域的刻蝕時長t並不是呈等差式增加時,每個台階的高度h也是不相等的。在這種情況下,可以將所有檢測出損傷的台階面對應的台階高度h相加來獲得晶圓的表面損傷層的深度H。On the other hand, from the center to the edge of the wafer to be tested, when the etching time t of each concentric ring area does not increase asymmetrically, the height h of each step is also unequal. In this case, the depth H of the surface damage layer of the wafer can be obtained by adding the step height h corresponding to all step surfaces where damage is detected.
對於圖3所述的技術方案,在一些可能的實施方式中,從待測晶圓的中心至邊緣方向起,對每個同心圓環區域採用設定濃度的刻蝕液並按照設定的刻蝕時長進行刻蝕操作,使得在待測晶圓的表面上形成具有多個台階面且呈同心圓環狀的台階,包括:從待測晶圓的中心至邊緣方向起,對每個同心圓環區域進行採用相等的刻蝕時長且每個同心圓環區域對應的刻蝕液的濃度呈逐漸增加的刻蝕操作,使得在待測晶圓的表面上形成具有多個台階面且呈同心圓環狀的台階。For the technical solution described in Figure 3, in some possible implementations, from the center to the edge of the wafer to be tested, an etching solution with a set concentration is used for each concentric ring area and according to the set etching time. The etching operation is performed for a long time to form steps with multiple step surfaces in the shape of concentric rings on the surface of the wafer to be tested, including: starting from the center of the wafer to be tested to the edge direction, for each concentric ring The etching operation is carried out in each area with equal etching time and the concentration of the etching solution corresponding to each concentric ring area gradually increases, so that multiple step surfaces and concentric circles are formed on the surface of the wafer to be tested. Circular steps.
具體而言,從待測晶圓的中心至邊緣方向起,當每個同心圓環區域對應的刻蝕液的刻蝕濃度呈等差式增加時,每個台階的高度h也是相等的。在這種情況下,可以通過公式H=n×h直接計算出晶圓的表面損傷層的深度H,其中,n表示所有檢測出損傷的台階面的總個數。Specifically, from the center to the edge of the wafer to be tested, when the etching concentration of the etching solution corresponding to each concentric ring area increases arithmetic, the height h of each step is also equal. In this case, the depth H of the surface damage layer of the wafer can be directly calculated through the formula H=n×h, where n represents the total number of all step surfaces with detected damage.
另一方面,從待測晶圓的中心至邊緣方向起,當每個同心圓環區域對應的刻蝕液的刻蝕濃度並不是呈等差式增加時,每個台階的高度h也是不相等的。在這種情況下,可以將所有檢測出損傷的台階面對應的台階高度h相加來獲得晶圓的表面損傷層的深度H。On the other hand, from the center to the edge of the wafer to be tested, when the etching concentration of the etching solution corresponding to each concentric ring area does not increase arithmetic, the height h of each step is also unequal. of. In this case, the depth H of the surface damage layer of the wafer can be obtained by adding the step height h corresponding to all step surfaces where damage is detected.
對於圖3所述的技術方案,在一些可能的實施方式中,依次對多個台階面進行損傷檢測,直至未檢測到損傷為止,包括:對多個台階面依次進行粗糙度檢測,當檢測到粗糙度趨於不變時表徵未檢測到損傷。For the technical solution described in Figure 3, in some possible implementations, damage detection is performed on multiple step surfaces in sequence until no damage is detected, including: roughness detection is performed on multiple step surfaces in sequence. When the roughness becomes constant, it indicates that no damage is detected.
具體而言,可以通過對每個台階面處的粗糙度進行檢測來實現對該台階面處是否存在損傷的檢測。對於該粗糙度檢測過程,在將形成台階面的晶圓放置在測試平臺上後,如圖6所示,可以使粗糙度檢測儀、具體地粗糙度檢測儀的粗糙度探頭11移動,以對承載在處於固定位置的承載基座10上的晶圓W的多個台階面的粗糙度依次進行檢測。Specifically, the detection of whether there is damage on the step surface can be achieved by detecting the roughness at each step surface. For this roughness detection process, after placing the wafer with the step surface on the test platform, as shown in Figure 6, the roughness detector, specifically the
替代性地,還可以使用於承載晶圓W的承載基座10移動,以使得處於固定位置的粗糙度檢測儀、具體地粗糙度檢測儀的粗糙度探頭11對晶圓100的表面的一系列台階面的粗糙度依次進行檢測。Alternatively, the carrying
圖7示出了檢測到的台階面粗糙度值變化曲線。可以理解地,當台階面中存在未損傷時,粗糙度值趨於不變時,也就是如圖7中的曲線也從曲率不斷變化變成趨近於水平直線,則判定刻蝕已到達完美層,也就是說未檢測到損傷。Figure 7 shows the detected step surface roughness value change curve. It can be understood that when there is no damage on the step surface and the roughness value tends to remain unchanged, that is, the curve in Figure 7 also changes from the curvature to approaching a horizontal straight line, it is judged that the etching has reached a perfect layer. , that is, no damage is detected.
對於圖3所述的技術方案,在一些可能的實施方式中,依次對多個台階面進行損傷檢測,直至未檢測到損傷為止,包括:對多個台階面依次進行X射線衍射檢測,當檢測到衍射鋒的半高寬趨於不變時表徵未檢測到損傷。For the technical solution described in Figure 3, in some possible implementations, damage detection is performed on multiple step surfaces in sequence until no damage is detected, including: performing X-ray diffraction detection on multiple step surfaces in sequence. When the detection No damage is detected until the half-width of the diffraction front becomes constant.
具體而言,可以通過對每個台階面處進行X射線衍射檢測來實現對該台階面處是否存在損傷的檢測。對於X射線衍射檢測過程,在將形成台階面的晶圓W放置在測試平臺上後,如圖8所示,可以使用於承載晶圓W的承載基座10移動,以使得處於固定位置的X射線衍射儀12對在晶圓W的表面上形成的多個台階面依次進行X射線衍射檢測。如圖8所示,X射線從X射線衍射儀出射,在台階面處衍射後,由X射線衍射儀進行接收。Specifically, the detection of whether there is damage on the step surface can be achieved by performing X-ray diffraction detection on each step surface. For the X-ray diffraction detection process, after placing the wafer W with the step surface on the test platform, as shown in Figure 8, the carrying
同樣,替代性地,還可以使X射線衍射儀12移動,以對承載在處於固定位置的承載基座10上的晶圓W的多個台階面依次進行X射線衍射檢測。Similarly, alternatively, the
圖9示出了檢測到的台階面對應的衍射峰半高寬的變化曲線。可以理解地,當台階面中存在未損傷時,衍射峰的半高寬趨於不變時,圖9中的曲線也從曲率不斷變化變成趨近於水平直線,則判定刻蝕已到達完美層,也就是說未檢測到損傷。Figure 9 shows the change curve of the half-height width of the diffraction peak corresponding to the detected step surface. It can be understood that when there is no damage in the step surface, when the half-width of the diffraction peak tends to remain unchanged, and the curve in Figure 9 also changes from the curvature to approaching a horizontal straight line, it is judged that the etching has reached a perfect layer. , that is, no damage is detected.
本方法中利用例如粗糙度檢測或X射線衍射檢測每個台階面以實現對台階面的損傷存在與否的明確判定,因此避免了肉眼觀察可能引入的人員判斷誤差。In this method, for example, roughness detection or X-ray diffraction is used to detect each step surface to achieve a clear determination of the presence or absence of damage to the step surface, thus avoiding human judgment errors that may be introduced by naked eye observation.
當然,在本發明實施例中還可以採用其他相關技術中的檢測方式來實現對台階面處是否存在損傷的檢測,本發明對此不作限定。Of course, in the embodiment of the present invention, detection methods in other related technologies can also be used to detect whether there is damage on the step surface, and the present invention is not limited to this.
對於圖3所述的技術方案,在一些可能的實施方式中,刻蝕速率的確定方法,包括:測量樣品晶圓的初始厚度;將樣品晶圓浸入設定濃度的刻蝕液中刻蝕特定時長後並取出;對經過刻蝕的樣品晶圓的留存厚度進行測量;基於初始厚度與留存厚度之差以及特定時長計算獲得設定濃度的刻蝕液對應的刻蝕速率。For the technical solution described in Figure 3, in some possible implementations, the method for determining the etching rate includes: measuring the initial thickness of the sample wafer; immersing the sample wafer in an etching solution of a set concentration and etching for a specific time After growing, take it out; measure the remaining thickness of the etched sample wafer; calculate the etching rate corresponding to the set concentration of etching solution based on the difference between the initial thickness and the remaining thickness and a specific time period.
具體而言,例如,可以選用整片晶圓作為測試晶圓,首先測量該測試晶圓的初始厚度d 0,將其投入設定濃度的刻蝕液中刻蝕特定時長t'後整體取出,然後對此時的厚度即留存厚度進行測量為d 1,由此,刻蝕速率可以根據v=(d 1-d 0)/t計算得出。例如,將晶圓放入由硝酸、氫氟酸、乙酸、蒸餾水按4:1:2:3的體積比混合而成的布萊特刻蝕液,經測試和計算,其刻蝕速率為6um/min。可以理解地,在本發明實施例中會採用多種不同濃度的刻蝕液,因此可以預先獲取上述多種不同濃度的刻蝕液對應的刻蝕速率v。 Specifically, for example, a whole wafer can be used as a test wafer. First, measure the initial thickness d 0 of the test wafer, put it into an etching solution with a set concentration, etch it for a specific period of time t', and then take it out as a whole. Then the thickness at this time, that is, the remaining thickness, is measured as d 1 . From this, the etching rate can be calculated according to v=(d 1 -d 0 )/t. For example, put the wafer into Bright etching solution which is composed of nitric acid, hydrofluoric acid, acetic acid and distilled water in a volume ratio of 4:1:2:3. After testing and calculation, the etching rate is 6um/ min. It is understandable that in embodiments of the present invention, etching solutions with different concentrations will be used, so the etching rates v corresponding to the above-mentioned etching solutions with different concentrations can be obtained in advance.
對於圖3所述的技術方案,在一些可能的實施方式中,當未檢測到損傷時根據所有的已檢測到損傷的台階面對應的台階的高度來確定待測晶圓表面的損傷層深度,包括:當未檢測到損傷時,根據所有已檢測到損傷的台階面的數量與台階高度的乘積確定待測晶圓表面的損傷層深度。For the technical solution described in Figure 3, in some possible implementations, when no damage is detected, the depth of the damage layer on the surface of the wafer to be tested is determined based on the height of the steps corresponding to all step surfaces where damage has been detected, Including: when no damage is detected, the depth of the damage layer on the surface of the wafer to be tested is determined based on the product of the number of step surfaces with detected damage and the step height.
可以理解地,當每個台階的高度h一致時,則可以根據所有已檢測到損傷的台階面的數量n與台階高度h的乘積確定待測晶圓表面的損傷層深度H。It can be understood that when the height h of each step is consistent, the depth H of the damage layer on the surface of the wafer to be tested can be determined based on the product of the number n of all step surfaces with detected damage and the step height h.
對於圖3所述的技術方案,在一些可能的實施方式中,當未檢測到損傷時根據所有的已檢測到損傷的台階面對應的台階的高度來確定待測晶圓表面的損傷層深度,包括:當未檢測到損傷時,根據所有已檢測到損傷的台階面對應的台階高度之和確定待測晶圓表面的損傷層深度。For the technical solution described in Figure 3, in some possible implementations, when no damage is detected, the depth of the damage layer on the surface of the wafer to be tested is determined based on the height of the steps corresponding to all step surfaces where damage has been detected, It includes: when no damage is detected, the depth of the damage layer on the surface of the wafer to be tested is determined based on the sum of the step heights corresponding to all step surfaces where damage has been detected.
可以理解地,當每個台階的高度h不一致時,則可以根據所有已檢測到損傷的台階面對應的所有台階高度h相加和來確定待測晶圓表面的損傷層深度H。It can be understood that when the height h of each step is inconsistent, the depth H of the damage layer on the surface of the wafer to be tested can be determined based on the sum of all step heights h corresponding to all step surfaces where damage has been detected.
基於前述技術方案相同的發明構思,參見圖10,其示出了本發明實施例提供的一種測量晶圓表面損傷層深度的系統100,該測量晶圓表面損傷層深度的系統100包括:劃分部分101,劃分部分101經配置為從待測晶圓的中心至邊緣方向,將待測晶圓表面劃分為多個同心圓以形成多個同心圓環區域;刻蝕部分102,刻蝕部分102經配置從待測晶圓的中心至邊緣方向起,對每個同心圓環區域採用設定濃度的刻蝕液並按照設定的刻蝕時長進行刻蝕操作,使得在待測晶圓的表面上形成具有多個台階面且呈同心圓環狀的台階;檢測部分103,檢測部分103經配置為依次對多個台階面進行損傷檢測,直至未檢測到損傷為止;確定部分104,確定部分104經配置為未檢測到損傷時根據所有的已檢測到損傷的台階面對應的台階的高度來確定待測晶圓表面的損傷層深度;其中,台階的高度根據刻蝕液的刻蝕速率和刻蝕時長計算獲得。Based on the same inventive concept of the foregoing technical solution, see Figure 10, which shows a
需要說明的是,對於上述各元件所配置功能的具體實現方式或實施示例內容,可參見前述技術方案相應的步驟及實現方式和示例,本發明實施例在此不作贅述。It should be noted that, for specific implementation methods or implementation examples of the functions configured by each of the above components, please refer to the corresponding steps, implementation methods and examples of the foregoing technical solutions, and the embodiments of the present invention will not be described in detail here.
可以理解地,在本實施例中,「部分」可以是部分電路、部分處理器、部分程式或軟體等等,當然也可以是單元,還可以是模組也可以是非模組化的。It can be understood that in this embodiment, "part" may be part of a circuit, part of a processor, part of a program or software, etc. Of course, it may also be a unit, or may be a module or non-modular.
另外,在本實施例中的各組成部分可以集成在一個處理單元中,也可以是各個單元單獨實體存在,也可以兩個或兩個以上單元集成在一個單元中。上述集成的單元既可以採用硬體的形式實現,也可以採用軟體功能模組的形式實現。In addition, each component in this embodiment can be integrated into one processing unit, or each unit can exist independently, or two or more units can be integrated into one unit. The above integrated units can be implemented in the form of hardware or software function modules.
集成的單元如果以軟體功能模組的形式實現並非作為獨立的產品進行銷售或使用時,可以存儲在一個電腦可讀取存儲介質中,基於這樣的理解,本實施例的技術方案本質上或者說對相關技術做出貢獻的部分或者該技術方案的全部或部分可以以軟體產品的形式體現出來,該電腦軟體產品存儲在一個存儲介質中,包括若干指令用以使得一台電腦設備(可以是個人電腦,伺服器,或者網路設備等)或processor(處理器)執行本實施例的全部或部分步驟。而前述的存儲介質包括:USB碟、行動硬碟、唯讀記憶體(Read Only Memory,ROM)、隨機存取記憶體(Random Access Memory,RAM)、磁碟或者光碟等各種可以儲存程式代碼的介質。If the integrated unit is implemented in the form of a software function module and is not sold or used as an independent product, it can be stored in a computer-readable storage medium. Based on this understanding, the technical solution of this embodiment is essentially The part that contributes to the relevant technology or all or part of the technical solution can be embodied in the form of a software product. The computer software product is stored in a storage medium and includes a number of instructions to enable a computer device (which can be a personal computer). Computer, server, or network equipment, etc.) or processor executes all or part of the steps of this embodiment. The aforementioned storage media include: USB disk, mobile hard disk, read only memory (ROM), random access memory (Random Access Memory, RAM), magnetic disk or optical disk, etc. that can store program code. medium.
因此,本實施例提供了一種電腦存儲介質,電腦存儲介質存儲有測量晶圓表面損傷層深度的程式,測量晶圓表面損傷層深度的程式被至少一個處理器執行實現上述技術方案所述的測量晶圓表面損傷層深度的方法步驟。Therefore, this embodiment provides a computer storage medium. The computer storage medium stores a program for measuring the depth of the damage layer on the wafer surface. The program for measuring the depth of the damage layer on the wafer surface is executed by at least one processor to implement the measurement described in the above technical solution. Method steps for determining the depth of the damage layer on the wafer surface.
基於上述測量晶圓表面損傷層深度的系統100以及電腦存儲介質,參見圖11,其示出了測量晶圓表面損傷層深度的系統100的硬體組成結構,可以包括:數據處理裝置111,多個液體管路21以及檢測裝置112;其中,數據處理裝置111經配置為:從待測晶圓W的中心至邊緣方向,將待測晶圓W表面劃分為多個同心圓以形成多個同心圓環區域;多個液體管路21用於分別流通設定濃度的刻蝕液以使設定濃度的刻蝕液對待測晶圓W表面上的多個同心圓環區域分別進行刻蝕操作,使得在待測晶圓的表面上形成具有多個台階面且呈同心圓環狀的台階;檢測裝置112用於依次對多個台階面進行損傷檢測,直至未檢測到損傷為止;數據處理裝置111,還經配置為:從待測晶圓的中心至邊緣方向起,控制每個同心圓環區域採用設定濃度的刻蝕液並按照設定的刻蝕時長進行刻蝕操作;以及,當未檢測到損傷時根據所有的已檢測到損傷的台階面對應的台階的高度來確定待測晶圓表面的損傷層深度;其中,台階的高度根據刻蝕液的刻蝕速率和刻蝕時長計算獲得。Based on the above-mentioned
具體來說,數據處理裝置111可以為無線裝置、行動或蜂巢式行動電話(包含所謂的智慧型手機)、個人數位助理(Personal Digital Assistant,PDA)、影音遊戲控制台(包含影音顯示器、行動電子遊戲裝置、行動視訊會議單元)、筆記型電腦、桌上型電腦、電視機上盒、平板電腦、電子書閱讀器、設定或行動媒體播放機等,其具體硬體結構可以如圖12所示,包括:通信介面1201,記憶體1202和處理器1203;各個元件通過系統匯流排1204耦合在一起。可理解,系統匯流排1204用於實現這些元件之間的連接通信。系統匯流排1204除包括數據匯流排之外,還包括電源匯流排、控制匯流排和狀態信號匯流排。但是為了清楚說明起見,在圖12中將各種匯流排都標為系統匯流排1204。其中,通信介面1201,用於在與其他外部網元之間進行收發資訊過程中,信號的接收和發送;記憶體1202,用於儲存能夠在處理器1203上運行的電腦程式;處理器1203,用於在運行電腦程式時,執行數據處理裝置111中各組成所被配置的功能及步驟。Specifically, the
可以理解,本發明實施例中的記憶體1202可以是易失性記憶體或快閃記憶體,或可包括揮發性和快閃記憶體兩者。其中,快閃記憶體可以是唯讀記憶體(Read-Only Memory,ROM)、可程式化唯讀記憶體(Programmable ROM,PROM)、抹除式可複寫唯讀記憶體(Erasable PROM,EPROM)、電子抹除式可複寫唯讀記憶體(Electrically EPROM,EEPROM)或快閃記憶體。快閃記憶體可以是隨機存取記憶體(Random Access Memory,RAM),其用作外部高速快取。通過示例性但不是限制性說明,許多形式的RAM可用,例如靜態隨機存取記憶體(Static RAM,SRAM)、動態隨機存取記憶體(Dynamic RAM,DRAM)、同步動態隨機存取記憶體(Synchronous DRAM,SDRAM)、雙倍數據速率同步動態隨機存取記憶體(Double Data Rate SDRAM,DDRSDRAM)、增強型同步動態隨機存取記憶體(Enhanced SDRAM,ESDRAM)、同步連接動態隨機存取記憶體(Synch Link DRAM,SLDRAM)和直接記憶體匯流排隨機存取記憶體(Direct Rambus RAM,DRRAM)。本發明描述的系統和方法的記憶體1202旨在包括但不限於這些和任意其它適合類型的記憶體。It can be understood that the
而處理器1203可能是一種集成電路晶元,具有信號的處理能力。在實現過程中,上述方法的各步驟可以通過處理器1203中的硬體的集成邏輯電路或者軟體形式的指令完成。上述的處理器1203可以是通用處理器、數位信號處理器(Digital Signal Processor,DSP)、特殊應用積體電路(Application Specific Integrated Circuit,ASIC)、現場可程式化邏輯閘陣列(Field Programmable Gate Array,FPGA)或者其他可程式化邏輯裝置、分立門或者電晶體邏輯裝置、分立硬體元件。可以實現或者執行本發明實施例中的公開的各方法、步驟及邏輯框圖。通用處理器可以是微處理器或者該處理器也可以是任何相關技術中的處理器等。結合本發明實施例所公開的方法的步驟可以直接體現為硬體解碼器執行完成,或者用解碼器中的硬體及軟體模組組合執行完成。軟體模組可以位於隨機記憶體,快閃記憶體、唯讀記憶體,可程式化唯讀記憶體或者電子抹除式可複寫唯讀記憶體、暫存器等本領域成熟的儲存介質中。該存儲介質位於記憶體1202,處理器1203讀取記憶體1202中的資訊,結合其硬體完成上述方法的步驟。The
可以理解的是,本發明描述的這些實施例可以用硬體、軟體、固件、中間件、微程式或其組合來實現。對於硬體實現,處理單元可以實現在一個或多個特殊應用積體電路(Application Specific Integrated Circuits,ASIC)、數位信號處理器(Digital Signal Processing,DSP)、數位訊號處理器(DSP Device,DSPD)、可程式化邏輯裝置(Programmable Logic Device,PLD)、現場可程式化邏輯閘陣列(Field-Programmable Gate Array,FPGA)、通用處理器、控制器、微控制器、微處理器、用於執行本發明所述功能的其它電子單元或其組合中。It should be understood that the embodiments described in the present invention can be implemented using hardware, software, firmware, middleware, microprograms, or combinations thereof. For hardware implementation, the processing unit can be implemented in one or more Application Specific Integrated Circuits (ASIC), Digital Signal Processing (DSP), Digital Signal Processor (DSP Device, DSPD) , Programmable Logic Device (PLD), Field-Programmable Gate Array (FPGA), general-purpose processor, controller, microcontroller, microprocessor, used to execute this Invent other electronic units or combinations thereof with the described functions.
對於軟體實現,可通過執行本發明所述功能的模組(例如過程、函數等)來實現本發明所述的技術。軟體代碼可儲存在記憶體中並通過處理器執行。記憶體可以在處理器中或在處理器外部實現。For software implementation, the technology described in the present invention can be implemented through modules (such as procedures, functions, etc.) that perform the functions described in the present invention. Software code can be stored in memory and executed by the processor. The memory can be implemented in the processor or external to the processor.
需要說明的是:本發明實施例所記載的技術方案之間,在不衝突的情況下,可以任意組合。It should be noted that the technical solutions recorded in the embodiments of the present invention can be combined arbitrarily as long as there is no conflict.
以上所述,僅為本發明的具體實施方式,但本發明的保護範圍並不局限於此,任何熟悉本技術領域具通常知識者在本發明揭露的技術範圍內,可輕易想到變化或替換,都應涵蓋在本發明的保護範圍之內。因此,本發明的保護範圍應以申請專利範圍的保護範圍為準。The above are only specific embodiments of the present invention, but the protection scope of the present invention is not limited thereto. Any person familiar with the technical field and having ordinary knowledge can easily think of changes or substitutions within the technical scope disclosed in the present invention. All are covered by the protection scope of the present invention. Therefore, the protection scope of the present invention should be subject to the protection scope of the patent application.
10:承載基座
11:粗糙度探頭
12:X射線衍射儀
100,W:晶圓
101:劃分部分
102:刻蝕部分
103:檢測部分
104:確定部分
111:數據處理裝置
112:檢測裝置
1201:通信介面
1202:記憶體
1203:處理器
1204:系統匯流排
2:刻蝕裝置
21,21-A~22-F: 液體管路
22,22-A~22-F:液體供應單元
S301~S304:步驟流程
h:高度L:長度
H:深度
n:數量
:角度
10: Carrying base 11: Roughness probe 12:
圖1為相關技術中晶圓表面損傷層深度的獲取方法示意圖; 圖2為本發明實施例提供的一種刻蝕裝置結構示意圖; 圖3為本發明實施例提供的一種測量晶圓表面損傷層深度的方法流程示意圖; 圖4為本發明實施例提供的晶圓表面劃分多個同心圓示意圖; 圖5為本發明實施例提供的對晶圓刻蝕後所形成的多個台階示意圖; 圖6為本發明實施例提供的利用粗糙度檢測來實現對台階面的損傷檢測的操作過程示意圖; 圖7為本發明實施例提供的台階面粗糙度值變化曲線示意圖; 圖8為本發明實施例提供的利用X射線衍射檢測來實現對台階面的損傷檢測的操作過程示意圖; 圖9為本發明實施例提供的台階面對應的衍射峰半高寬的變化曲線示意圖; 圖10為本發明實施例提供的一種測量晶圓表面損傷層深度的系統組成示意圖; 圖11為本發明實施例提供的一種測量晶圓表面損傷層深度的系統組成示意圖; 圖12為本發明實施例提供的硬體組成結構示意圖。 Figure 1 is a schematic diagram of the method for obtaining the depth of the damage layer on the wafer surface in the related art; Figure 2 is a schematic structural diagram of an etching device provided by an embodiment of the present invention; Figure 3 is a schematic flow chart of a method for measuring the depth of a damaged layer on a wafer surface provided by an embodiment of the present invention; Figure 4 is a schematic diagram of a wafer surface divided into multiple concentric circles according to an embodiment of the present invention; Figure 5 is a schematic diagram of multiple steps formed after etching a wafer according to an embodiment of the present invention; Figure 6 is a schematic diagram of the operation process of using roughness detection to detect damage to step surfaces according to an embodiment of the present invention; Figure 7 is a schematic diagram of the change curve of the step surface roughness value provided by the embodiment of the present invention; Figure 8 is a schematic diagram of the operation process of using X-ray diffraction detection to realize damage detection on step surfaces according to an embodiment of the present invention; Figure 9 is a schematic diagram of the change curve of the half-height width of the diffraction peak corresponding to the step surface provided by the embodiment of the present invention; Figure 10 is a schematic diagram of a system for measuring the depth of a damaged layer on a wafer surface provided by an embodiment of the present invention; Figure 11 is a schematic diagram of a system for measuring the depth of a damaged layer on a wafer surface provided by an embodiment of the present invention; Figure 12 is a schematic diagram of the hardware composition provided by an embodiment of the present invention.
S301~S304:步驟流程S301~S304: step process
Claims (10)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202211281167.0 | 2022-10-19 | ||
CN202211281167.0A CN115360115A (en) | 2022-10-19 | 2022-10-19 | Method and system for measuring depth of damaged layer on surface of wafer |
Publications (2)
Publication Number | Publication Date |
---|---|
TW202331242A TW202331242A (en) | 2023-08-01 |
TWI815769B true TWI815769B (en) | 2023-09-11 |
Family
ID=84008237
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW112104091A TWI815769B (en) | 2022-10-19 | 2023-02-06 | Method and system for measuring the depth of damage layer on wafer surface |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN115360115A (en) |
TW (1) | TWI815769B (en) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000058509A (en) * | 1998-08-13 | 2000-02-25 | Toyota Central Res & Dev Lab Inc | Method and device for evaluating crystal defect |
US20020046694A1 (en) * | 2000-09-04 | 2002-04-25 | Hong-Woo Lee | Single crystalline silicon wafer, ingot, and producing method thereof |
TW201729316A (en) * | 2015-11-17 | 2017-08-16 | Shin-Etsu Handotai Co Ltd | Defect region determination method |
TW202201450A (en) * | 2020-03-13 | 2022-01-01 | 德商卡爾蔡司Smt有限公司 | Method of cross-section imaging of an inspection volumes in wafer |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3523068B2 (en) * | 1998-06-02 | 2004-04-26 | 東芝セラミックス株式会社 | Local decomposition treatment jig and method for analyzing impurities in sample wafer using the same |
KR20000004558A (en) * | 1998-06-30 | 2000-01-25 | 윤종용 | Method for manufacturing analysis wafer having multi stepped regions |
US6196532B1 (en) * | 1999-08-27 | 2001-03-06 | Applied Materials, Inc. | 3 point vacuum chuck with non-resilient support members |
CN111739815A (en) * | 2020-08-21 | 2020-10-02 | 西安奕斯伟硅片技术有限公司 | Method and system for measuring wafer damage depth and computer storage medium |
CN113241302A (en) * | 2021-04-28 | 2021-08-10 | 华虹半导体(无锡)有限公司 | Etching method applied to back-end procedure |
CN114843182A (en) * | 2022-04-14 | 2022-08-02 | 江西乾照光电有限公司 | Wafer etching method |
CN115116881A (en) * | 2022-08-25 | 2022-09-27 | 西安奕斯伟材料科技有限公司 | Method and system for measuring depth of damaged layer on surface of wafer |
-
2022
- 2022-10-19 CN CN202211281167.0A patent/CN115360115A/en active Pending
-
2023
- 2023-02-06 TW TW112104091A patent/TWI815769B/en active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000058509A (en) * | 1998-08-13 | 2000-02-25 | Toyota Central Res & Dev Lab Inc | Method and device for evaluating crystal defect |
US20020046694A1 (en) * | 2000-09-04 | 2002-04-25 | Hong-Woo Lee | Single crystalline silicon wafer, ingot, and producing method thereof |
TW201729316A (en) * | 2015-11-17 | 2017-08-16 | Shin-Etsu Handotai Co Ltd | Defect region determination method |
TW202201450A (en) * | 2020-03-13 | 2022-01-01 | 德商卡爾蔡司Smt有限公司 | Method of cross-section imaging of an inspection volumes in wafer |
Also Published As
Publication number | Publication date |
---|---|
TW202331242A (en) | 2023-08-01 |
CN115360115A (en) | 2022-11-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5782782B2 (en) | Specific defect detection method, specific defect detection system and program | |
WO2014205385A1 (en) | Wafer inspection using free-form care areas | |
JP2002365235A (en) | Defect inspection method and apparatus | |
CN110349877B (en) | Method for detecting bonding strength of wafer and wafer bonding machine | |
JP6261601B2 (en) | Determining film thickness, refractive index, and extinction coefficient for real-time film strain determination and defect dimension measurement | |
CN115127999A (en) | Method and device for detecting surface defects of wafer | |
US7623228B1 (en) | Front face and edge inspection | |
TWI815769B (en) | Method and system for measuring the depth of damage layer on wafer surface | |
TWI802174B (en) | Ingot evaluating method and detecting apparatus | |
CN112355882B (en) | Method and system for measuring depth of damaged layer on surface of wafer | |
CN105990174A (en) | Measuring apparatus and method for semiconductor wafer | |
US20200300618A1 (en) | Methods and apparatus for performing profile metrology on semiconductor structures | |
CN114300375A (en) | Wafer defect detection method, device, equipment and computer storage medium | |
US20190198404A1 (en) | Method of inspecting semiconductor device | |
JP6459940B2 (en) | Specific defect detection method, specific defect detection system and program | |
CN111739815A (en) | Method and system for measuring wafer damage depth and computer storage medium | |
TWI823503B (en) | Silicon chip edge roughness detection fixture and detection method | |
CN115876114A (en) | Method and device for measuring depth of damaged layer on edge of silicon wafer | |
CN110828294A (en) | Grinding performance detection method of chemical mechanical grinding equipment | |
JP6373233B2 (en) | Semiconductor wafer processing damage evaluation method | |
CN108828267A (en) | Silicon wafer warpage degree measurement method and device | |
CN109270082B (en) | Method for determining monocrystalline silicon crystal line by using corrosion method and microscopic detection | |
JP2012083126A (en) | Substrate inspection method and substrate inspection device | |
TW202312309A (en) | Method and system for measuring depth of damaged layer on surface of wafer | |
JP3219094B2 (en) | Chip size detection method, chip pitch detection method, chip array data automatic creation method, and semiconductor substrate inspection method and apparatus using the same |