TWI813259B - Algorithm-bound method on non-volatile random access memory and algorithm-bound circuit using the same - Google Patents
Algorithm-bound method on non-volatile random access memory and algorithm-bound circuit using the same Download PDFInfo
- Publication number
- TWI813259B TWI813259B TW111114830A TW111114830A TWI813259B TW I813259 B TWI813259 B TW I813259B TW 111114830 A TW111114830 A TW 111114830A TW 111114830 A TW111114830 A TW 111114830A TW I813259 B TWI813259 B TW I813259B
- Authority
- TW
- Taiwan
- Prior art keywords
- algorithm
- random access
- access memory
- volatile random
- certificate
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 46
- 230000004913 activation Effects 0.000 claims abstract description 15
- 238000012795 verification Methods 0.000 claims description 28
- 238000001994 activation Methods 0.000 claims description 23
- 230000002779 inactivation Effects 0.000 claims description 7
- 238000010586 diagram Methods 0.000 description 6
- 238000013478 data encryption standard Methods 0.000 description 2
- 230000000903 blocking effect Effects 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Abstract
Description
本發明係關於一種演算法綁定的技術,更進一步來說,本發明係關於一種在非揮發性隨機存取記憶體上做演算法綁定的方法與使用其之演算法電路。The present invention relates to an algorithm binding technology. Furthermore, the present invention relates to an algorithm binding method on a non-volatile random access memory and an algorithm circuit using the algorithm binding method.
演算法(Algorithm)在數學和電腦科學之中,指一個被定義好的、計算機可施行其指示的有限步驟或次序,常用於計算、數據處理和自動推理。演算法在一般應用上,常用在例如人臉辨識、語音辨識等。先前技術中,會將演算法綁定在主控積體電路上。第1圖繪示為先前技術的演算法電路的電路方塊圖。請參考第1圖,此演算法電路包括一具有驗證保險絲之主控積體電路101以及一非揮發性隨機存取記憶體102,演算法一般儲存在非揮發性隨機存取記憶體102中。主控積體電路101上設置多個驗證保險絲(fuse)。客戶端的演算法在執行前,會先確認主控積體電路101的被熔斷的保險絲是否是正確的,當被熔斷的保險絲是正確的,才開始執行演算法。藉由此種方式,將演算法綁定特定主控積體電路101上。Algorithm, in mathematics and computer science, refers to a defined, limited set of steps or sequences in which a computer can execute its instructions. It is often used for calculations, data processing, and automatic reasoning. Algorithms are commonly used in general applications, such as face recognition, speech recognition, etc. In the previous technology, the algorithm was bound to the main control integrated circuit. Figure 1 is a circuit block diagram of an algorithm circuit in the prior art. Please refer to Figure 1. This algorithm circuit includes a main control integrated circuit 101 with a verification fuse and a non-volatile random access memory 102. The algorithm is generally stored in the non-volatile random access memory 102. A plurality of verification fuses (fuses) are provided on the main control integrated circuit 101 . Before executing the client's algorithm, it will first confirm whether the blown fuse of the main control integrated circuit 101 is correct. When the blown fuse is correct, the algorithm will be executed. In this way, the algorithm is bound to the specific main control integrated circuit 101.
又,不同算法會有不同的保險絲(fuse)值,而主控積體電路101的保險絲(fuse)值是在裸晶針測(Chip Probing,CP)階段決定。然而,近期全世界都有晶片缺貨現象,用此種方式,必須事先熔斷保險絲的方式,會造成主控積體電路101的備貨困難。使晶片缺貨現象更加嚴重。In addition, different algorithms will have different fuse values, and the fuse value of the main control integrated circuit 101 is determined during the chip probing (CP) stage. However, recently there has been a shortage of chips all over the world. Using this method, the fuse must be blown in advance, which will cause difficulty in stocking the main control integrated circuit 101. This makes the shortage of chips more serious.
本發明的一目的在於提供一種在非揮發性隨機存取記憶體上做演算法綁定的方法與使用其之演算法電路,用以將演算法綁定在非揮發性隨機存取記憶體,取代綁定在主控積體電路上的作法,減少積體電路的備貨困難,並且避免被破解。An object of the present invention is to provide a method for binding an algorithm on a non-volatile random access memory and an algorithm circuit using the same, so as to bind an algorithm to a non-volatile random access memory. Instead of binding to the main control integrated circuit, it reduces the difficulty of stocking the integrated circuit and avoids being cracked.
有鑒於此,本發明提供一種在非揮發性隨機存取記憶體上做演算法綁定的方法,此在非揮發性隨機存取記憶體上做演算法綁定的方法包括:提供一非揮發性隨機存取記憶體,電性連接一主控積體電路的非揮發性隨機存取記憶體連接埠,其中,此非揮發性隨機存取記憶體儲存有一通用唯一辨識碼(Universally Unique Identifier,UUID);在該非揮發性隨機存取記憶體中,提供一安全區塊;以及在該非揮發性隨機存取記憶體中,提供一資料區塊,用來存放一演算法之程式資料;進行一啟用程序,包括:讀取該通用唯一辨識碼;根據該演算法提供之憑證加密運算,將通用唯一辨識碼進行運算,以產生一加密憑證;將該加密憑證寫入該安全區塊。In view of this, the present invention provides a method for performing algorithm binding on a non-volatile random access memory. The method for performing algorithm binding on a non-volatile random access memory includes: providing a non-volatile random access memory. The non-volatile random access memory is electrically connected to a non-volatile random access memory connection port of a main control integrated circuit, wherein the non-volatile random access memory stores a universally unique identifier (Universally Unique Identifier, UUID); provide a security block in the non-volatile random access memory; and provide a data block in the non-volatile random access memory for storing program data of an algorithm; perform a The activation process includes: reading the universal unique identification code; operating the universal unique identification code according to the certificate encryption operation provided by the algorithm to generate an encrypted certificate; and writing the encrypted certificate into the secure block.
本發明另外提供一種演算法電路,此演算法電路包括一主控積體電路以及非揮發性隨機存取記憶體。此主控積體電路具有一非揮發性隨機存取記憶體連接埠。非揮發性隨機存取記憶體電性連接非揮發性隨機存取記憶體連接埠,儲存有一通用唯一辨識碼(Universally Unique Identifier,UUID),此非揮發性隨機存取記憶體包括一安全區塊以及一資料區塊。此資料區塊用來存放一演算法之程式資料。演算法電路的啟用程序包括:電性連接一開卡電路;由上述開卡電路讀取上述通用唯一辨識碼;根據上述演算法提供之憑證加密運算,將通用唯一辨識碼進行運算,以產生一加密憑證;將上述加密憑證寫入該安全區塊。The invention further provides an algorithm circuit, which includes a main control integrated circuit and a non-volatile random access memory. The main control integrated circuit has a non-volatile random access memory connection port. The non-volatile random access memory is electrically connected to the non-volatile random access memory port and stores a universal unique identifier (UUID). The non-volatile random access memory includes a security block. and a data block. This data block is used to store program data for an algorithm. The activation procedure of the algorithm circuit includes: electrically connecting a card opening circuit; reading the above-mentioned universal unique identification code by the above-mentioned card opening circuit; and calculating the universal unique identification code according to the certificate encryption operation provided by the above-mentioned algorithm to generate a Encryption credentials; write the above encryption credentials into this secure block.
依照本發明一較佳實施例所述之在非揮發性隨機存取記憶體上做演算法綁定的方法與使用其之演算法電路,上述演算法電路啟動時,進行一啟用程序,包括:讀取上述安全區塊的加密憑證;讀取上述通用唯一辨識碼;根據上述通用唯一辨識碼,進行上述加密憑證之驗算;以及當該加密憑證之驗算失敗,進行一阻止活動程序(inactivation progress)。According to a preferred embodiment of the present invention, a method for performing algorithm binding on a non-volatile random access memory and an algorithm circuit using the same, when the above algorithm circuit is started, an activation process is performed, including: Read the encryption certificate of the above-mentioned security block; read the above-mentioned universal unique identification code; perform verification of the above-mentioned encryption certificate based on the above-mentioned universal unique identification code; and when the verification of the encryption certificate fails, perform an inactivation process (inactivation progress) .
本發明的精神在於利用具有通用唯一辨識碼以及安全區塊的非揮發性隨機存取記憶體,在安全區塊中,配置通用唯一辨識碼對應的加密憑證,藉此,將演算法榜定在非揮發性隨機存取記憶體中,如此,主控積體電路無須熔斷驗證保險絲,使主控積體電路備貨更有彈性,緩解積體電路的備貨困難。The spirit of the present invention is to use a non-volatile random access memory with a universal unique identification code and a security block. In the security block, an encryption certificate corresponding to the universal unique identification code is configured, thereby setting the algorithm list at In the non-volatile random access memory, in this way, the main control integrated circuit does not need to blow the verification fuse, making the main control integrated circuit stocking more flexible and easing the difficulty of stocking the integrated circuit.
為讓本發明之上述和其他目的、特徵和優點能更明顯易懂,下文特舉較佳實施例,並配合所附圖式,作詳細說明如下。In order to make the above and other objects, features and advantages of the present invention more clearly understood, preferred embodiments are described in detail below along with the accompanying drawings.
第2圖繪示為本發明一較佳實施例的演算法電路的電路方塊圖。請參考第2圖,此演算法電路包括一主控積體電路201以及一非揮發性隨機存取記憶體202。第3圖繪示為本發明一較佳實施例的演算法電路的非揮發性隨機存取記憶體202之儲存示意圖。請參考第2與第3圖,在此實施例中,此非揮發性隨機存取記憶體202包括一安全區塊301以及一資料區塊302,且此非揮發性隨機存取記憶體202內部例如儲存有一個通用唯一辨識碼(Universally Unique Identifier,UUID)。在本實施例中,安全區塊301例如為一次性可程式化記憶體(One Time Programmable memory,OTP)。一般來說,上述UUID儲存於唯讀記憶體(Read Only Memory,ROM)中,故此通用唯一辨識碼是無法被更改的。Figure 2 is a circuit block diagram of an algorithm circuit according to a preferred embodiment of the present invention. Please refer to Figure 2. This algorithm circuit includes a main control integrated circuit 201 and a non-volatile random access memory 202. Figure 3 is a schematic storage diagram of the non-volatile random access memory 202 of the algorithm circuit according to a preferred embodiment of the present invention. Please refer to Figures 2 and 3. In this embodiment, the non-volatile random access memory 202 includes a security block 301 and a data block 302, and the inside of the non-volatile random access memory 202 For example, a Universally Unique Identifier (UUID) is stored. In this embodiment, the security block 301 is, for example, a one-time programmable memory (One Time Programmable memory, OTP). Generally speaking, the above-mentioned UUID is stored in Read Only Memory (ROM), so the universal unique identifier cannot be changed.
在此實施例中,主控積體電路201並不需要如先前技術般具有驗證保險絲(fuse)。也就是說,本發明較佳實施例的主控積體電路201可以是具有驗證保險絲(fuse),也可以沒有驗證保險絲(fuse)。另外,本實施例的演算法在硬體實施上,例如是綁定在上述非揮發性隨機存取記憶體202。當有心人士即便複製了上述非揮發性隨機存取記憶體202儲存的演算法,也不能執行複製後的演算法。另外,為了達到綁定的功效,在此實施例中,需要進行類似「開卡」程序。In this embodiment, the main control integrated circuit 201 does not need to have a verification fuse as in the prior art. That is to say, the main control integrated circuit 201 of the preferred embodiment of the present invention may have a verification fuse (fuse) or may not have a verification fuse (fuse). In addition, in terms of hardware implementation, the algorithm of this embodiment is bound to the above-mentioned non-volatile random access memory 202, for example. Even if an interested person copies the algorithm stored in the non-volatile random access memory 202, the copied algorithm cannot be executed. In addition, in order to achieve the binding effect, in this embodiment, a similar "card opening" procedure needs to be performed.
第4圖繪示為本發明一較佳實施例的在非揮發性隨機存取記憶體上做演算法綁定的方法的綁定程序之流程圖。請參考第4圖,此在非揮發性隨機存取記憶體上做演算法綁定的方法的綁定程序包括下列步驟:Figure 4 is a flowchart of a binding procedure of a method for performing algorithm binding on a non-volatile random access memory according to a preferred embodiment of the present invention. Please refer to Figure 4. The binding procedure of this algorithm binding method on non-volatile random access memory includes the following steps:
步驟S401:綁定程序開始。Step S401: The binding procedure starts.
步驟S402:將演算法電路電性連接一開卡電路。Step S402: Electrically connect the algorithm circuit to a card opening circuit.
步驟S403:由該開卡電路讀取演算法電路中的通用唯一辨識碼(UUID)。Step S403: The card opening circuit reads the universal unique identification code (UUID) in the algorithm circuit.
步驟S404:根據演算法提供之憑證加密運算,將通用唯一辨識碼進行運算,以產生一加密憑證。在此實施例中,加密憑證例如採用對稱性加密演算法、資料加密標準(Data Encryption Standard,DES)或高階加密標準(Advanced Encryption Standard,AES)等等,將通用唯一辨識碼進行憑證加密運算獲得上述加密憑證。然,本發明並不限定必須採用上述加密演算法。Step S404: According to the certificate encryption operation provided by the algorithm, the universal unique identification code is calculated to generate an encrypted certificate. In this embodiment, the encryption certificate uses, for example, a symmetric encryption algorithm, Data Encryption Standard (DES) or Advanced Encryption Standard (AES), etc., and the universal unique identification code is obtained by performing a certificate encryption operation. The above encryption credentials. However, the present invention does not limit the use of the above encryption algorithm.
步驟S405:將上述加密憑證寫入上述安全區塊。Step S405: Write the encryption certificate into the security block.
步驟S406:綁定程序結束。Step S406: The binding procedure ends.
如上述實施例綁定完成後,此演算法電路即可開始使用。然而,每次使用時,仍需要進行一啟用程序。After the binding is completed as in the above embodiment, this algorithm circuit can be used. However, an activation procedure is still required each time it is used.
第5圖繪示為本發明一較佳實施例的在非揮發性隨機存取記憶體上做演算法綁定方法的啟用程序之流程圖。請參考第5圖,此在非揮發性隨機存取記憶體上做演算法綁定方法的啟用程序包括下列步驟:Figure 5 is a flowchart illustrating the activation procedure of the algorithm binding method on the non-volatile random access memory according to a preferred embodiment of the present invention. Please refer to Figure 5. The activation process of this algorithm binding method on non-volatile random access memory includes the following steps:
步驟S501:啟用程序開始。Step S501: The activation process starts.
步驟S502:讀取非揮發性隨機存取記憶體中的安全區塊的加密憑證資料;Step S502: Read the encrypted certificate data of the security block in the non-volatile random access memory;
步驟S503:讀取該通用唯一辨識碼;Step S503: Read the universal unique identification code;
步驟S504:根據讀取出的通用唯一辨識碼與上述安全區塊的加密憑證資料,進行該加密憑證之驗算。Step S504: Perform verification of the encryption certificate based on the read universal unique identification code and the encryption certificate data of the above-mentioned security block.
步驟S505:判斷是否驗算成功。驗算成功進行步驟S506,驗算失敗進行步驟S507。在本實施例中,上述步驟S504與S505,例如是執行一特殊的驗證函示庫,用以判斷並驗算所讀取出的安全區塊中的加密憑證資料。Step S505: Determine whether the verification is successful. If the verification is successful, proceed to step S506; if the verification fails, proceed to step S507. In this embodiment, the above-mentioned steps S504 and S505 are, for example, executing a special verification instruction library to determine and verify the encrypted certificate data in the read security block.
步驟S506:當該加密憑證之驗算成功,進行一啟動程序(activation progress)。演算法電路便可以開始執行儲存於資料區塊302的演算法程式。Step S506: When the verification of the encrypted certificate is successful, an activation progress is performed. The algorithm circuit can then start executing the algorithm program stored in the data block 302.
步驟S507:當該加密憑證之驗算失敗,進行一阻止活動程序(inactivation progress)。上述阻止活動程序例如發出錯誤訊息、錯誤燈號或直接關閉演算法電路等。Step S507: When the verification of the encrypted certificate fails, an inactivation progress is performed. The above-mentioned blocking activity procedures include issuing error messages, error lights, or directly shutting down algorithm circuits.
步驟S508:啟用程序結束。Step S508: The activation program ends.
綜上所述,本發明的精神在於利用具有通用唯一辨識碼以及安全區塊的非揮發性隨機存取記憶體,在安全區塊中,配置通用唯一辨識碼對應的加密憑證,藉此,將演算法綁定在非揮發性隨機存取記憶體中,如此,主控積體電路無須熔斷驗證保險絲,使主控積體電路備貨更有彈性,緩解積體電路的備貨困難。To sum up, the spirit of the present invention is to use a non-volatile random access memory with a universal unique identification code and a security block, and configure the encryption certificate corresponding to the universal unique identification code in the security block, thereby The algorithm is bound in the non-volatile random access memory. In this way, the main control integrated circuit does not need to blow the verification fuse, making the main control integrated circuit stocking more flexible and easing the difficulty of stocking the integrated circuit.
在較佳實施例之詳細說明中所提出之具體實施例僅用以方便說明本發明之技術內容,而非將本發明狹義地限制於上述實施例,在不超出本發明之精神及以下申請專利範圍之情況,所做之種種變化實施,皆屬於本發明之範圍。因此本發明之保護範圍當視後附之申請專利範圍所界定者為準。The specific examples provided in the detailed description of the preferred embodiments are only used to conveniently illustrate the technical content of the present invention, and are not intended to limit the present invention to the above-mentioned embodiments in a narrow sense. Without exceeding the spirit of the present invention and the following patent application The various changes and implementations made within the scope of the invention all fall within the scope of the present invention. Therefore, the protection scope of the present invention shall be determined by the appended patent application scope.
101:具有驗證保險絲之主控積體電路 102:非揮發性隨機存取記憶體 201:主控積體電路 202:具有通用唯一辨識碼的非揮發性隨機存取記憶體 301:安全區塊 302:資料區塊 S401~S406:本發明一較佳實施例的在非揮發性隨機存取記憶體上做演算法綁定的方法的綁定程序 S501~S508:本發明一較佳實施例的在非揮發性隨機存取記憶體上做演算法綁定方法的啟用程序 101: Main control integrated circuit with verification fuse 102:Non-volatile random access memory 201: Main control integrated circuit 202: Non-volatile random access memory with universal unique identification code 301:Security block 302: Data block S401~S406: Binding procedure of the algorithm binding method on non-volatile random access memory according to a preferred embodiment of the present invention S501~S508: The activation procedure of the algorithm binding method on the non-volatile random access memory according to a preferred embodiment of the present invention
第1圖繪示為先前技術的演算法電路的電路方塊圖。 第2圖繪示為本發明一較佳實施例的演算法電路的電路方塊圖。 第3圖繪示為本發明一較佳實施例的演算法電路的非揮發性隨機存取記憶體202之儲存示意圖。 第4圖繪示為本發明一較佳實施例的在非揮發性隨機存取記憶體上做演算法綁定的方法的綁定程序之流程圖。 第5圖繪示為本發明一較佳實施例的在非揮發性隨機存取記憶體上做演算法綁定方法的啟用程序之流程圖。 Figure 1 is a circuit block diagram of an algorithm circuit in the prior art. Figure 2 is a circuit block diagram of an algorithm circuit according to a preferred embodiment of the present invention. Figure 3 is a schematic storage diagram of the non-volatile random access memory 202 of the algorithm circuit according to a preferred embodiment of the present invention. Figure 4 is a flowchart of a binding procedure of a method for performing algorithm binding on a non-volatile random access memory according to a preferred embodiment of the present invention. Figure 5 is a flowchart illustrating the activation procedure of the algorithm binding method on the non-volatile random access memory according to a preferred embodiment of the present invention.
201:主控積體電路 201: Main control integrated circuit
202:具有通用唯一辨識碼的非揮發性隨機存取記憶體 202: Non-volatile random access memory with universal unique identification code
Claims (16)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW111114830A TWI813259B (en) | 2022-04-19 | 2022-04-19 | Algorithm-bound method on non-volatile random access memory and algorithm-bound circuit using the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW111114830A TWI813259B (en) | 2022-04-19 | 2022-04-19 | Algorithm-bound method on non-volatile random access memory and algorithm-bound circuit using the same |
Publications (2)
Publication Number | Publication Date |
---|---|
TWI813259B true TWI813259B (en) | 2023-08-21 |
TW202343457A TW202343457A (en) | 2023-11-01 |
Family
ID=88585751
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW111114830A TWI813259B (en) | 2022-04-19 | 2022-04-19 | Algorithm-bound method on non-volatile random access memory and algorithm-bound circuit using the same |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI813259B (en) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9805212B1 (en) * | 2016-04-14 | 2017-10-31 | Wickr Inc. | Secure file transfer |
EP2348410B1 (en) * | 2009-12-22 | 2018-06-20 | Intel Corporation | Virtual-CPU based frequency and voltage scaling |
US20200159563A1 (en) * | 2017-07-28 | 2020-05-21 | Huawei Technologies Co., Ltd. | Virtual Machine Password Reset Method, Apparatus, and System |
US20200389520A1 (en) * | 2017-11-27 | 2020-12-10 | Endress+Hauser Process Solutions Ag | Interface apparatus for a data interchange between a field bus network and a cloud |
US11032076B2 (en) * | 2019-06-12 | 2021-06-08 | Visa International Service Association | System and method for testing authentication and reviewing implementation processes of an application programming interface in a software development platform |
-
2022
- 2022-04-19 TW TW111114830A patent/TWI813259B/en active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2348410B1 (en) * | 2009-12-22 | 2018-06-20 | Intel Corporation | Virtual-CPU based frequency and voltage scaling |
US9805212B1 (en) * | 2016-04-14 | 2017-10-31 | Wickr Inc. | Secure file transfer |
US20200159563A1 (en) * | 2017-07-28 | 2020-05-21 | Huawei Technologies Co., Ltd. | Virtual Machine Password Reset Method, Apparatus, and System |
US20200389520A1 (en) * | 2017-11-27 | 2020-12-10 | Endress+Hauser Process Solutions Ag | Interface apparatus for a data interchange between a field bus network and a cloud |
US11032076B2 (en) * | 2019-06-12 | 2021-06-08 | Visa International Service Association | System and method for testing authentication and reviewing implementation processes of an application programming interface in a software development platform |
Also Published As
Publication number | Publication date |
---|---|
TW202343457A (en) | 2023-11-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7461268B2 (en) | E-fuses for storing security version data | |
US5734819A (en) | Method and apparatus for validating system operation | |
WO2020037612A1 (en) | Embedded program secure boot method, apparatus and device, and storage medium | |
JP2021089726A (en) | Computer system, security management method thereof, and computer software product | |
JPWO2006075355A1 (en) | Peripheral device of programmable logic controller | |
JP2008065430A (en) | Semiconductor device and ic card | |
US9590810B2 (en) | Device security | |
TWI736075B (en) | Storage device | |
US11366911B2 (en) | Cryptography module and method for operating same | |
TW202109335A (en) | Memory device | |
TWI813259B (en) | Algorithm-bound method on non-volatile random access memory and algorithm-bound circuit using the same | |
CN110489351B (en) | Chip fingerprint management device and security chip | |
US7836219B1 (en) | System and method for authentication of embedded RAID on a host RAID card | |
WO2020133727A1 (en) | Encryption method for storage device, and storage device | |
EP1376492A1 (en) | Secure software customisation for smartcard | |
TWI730860B (en) | Method for accessing one-time-programmable memory and associated circuitry | |
JP2021190081A (en) | Electronic apparatus capable of protecting confidential data | |
WO2024066533A1 (en) | Chip assembly and information processing method thereof, and computer readable medium | |
TWM575145U (en) | System for preserving data | |
JP7452750B1 (en) | Electronic information storage medium, IC chip, IC card, public key verification method, and program | |
TWI824602B (en) | Electronic device and control method thereof | |
JP4899499B2 (en) | IC card issuing method, IC card issuing system, and IC card | |
JP2002373320A (en) | Portable storage device with illegal access prevention function | |
JP2005157684A (en) | Memory card and memory determining method | |
JP2007064762A (en) | Semiconductor device and test mode control circuit |