TWI798696B - Auto-calibration method used in chip test equipment and test element - Google Patents
Auto-calibration method used in chip test equipment and test element Download PDFInfo
- Publication number
- TWI798696B TWI798696B TW110117202A TW110117202A TWI798696B TW I798696 B TWI798696 B TW I798696B TW 110117202 A TW110117202 A TW 110117202A TW 110117202 A TW110117202 A TW 110117202A TW I798696 B TWI798696 B TW I798696B
- Authority
- TW
- Taiwan
- Prior art keywords
- standard deviation
- data
- testing machine
- slope
- calibration
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R35/00—Testing or calibrating of apparatus covered by the other groups of this subclass
- G01R35/005—Calibrating; Standards or reference devices, e.g. voltage or resistance standards, "golden" references
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Analysing Materials By The Use Of Radiation (AREA)
Abstract
Description
本發明是關於半導體技術領域,涉及一種用於晶片測試機的自動校準方法及測試元件,特別涉及一種應用於積體電路測試機的自動校準方法及應用該方法的測試元件。 The invention relates to the technical field of semiconductors, and relates to an automatic calibration method and a test element for a wafer tester, in particular to an automatic calibration method applied to an integrated circuit tester and a test element applying the method.
積體電路(晶片)自動測試機(Automatic Test Equipment)於半導體產業意指積體電路(IC)自動測試機,用於檢測積體電路功能之完整性,為積體電路生產製造之最後流程,以確保積體電路生產製造之品質。 Integrated circuit (chip) automatic testing machine (Automatic Test Equipment) in the semiconductor industry means integrated circuit (IC) automatic testing machine, which is used to test the integrity of integrated circuit functions and is the final process of integrated circuit manufacturing. To ensure the quality of integrated circuit manufacturing.
晶片測試機作為一種測量儀器,其本身的準確度很大程度決定了其測晶片的準確性,即在實際應用中往往每隔一段時間就需要對晶片測試機進行一次校準,通常是通過外部高精度數位萬用表作為校準工具,例如使用keysight 3458A對自動測試機上的PE、PMU、DPS資源進行測量,對於測得的資料目前一般採用兩點法計算校準參數,雖然這種方法一定程度上能夠實現對參數的校準,但是由於PE/PMU/DPS的校準參數曲線是非線性的,這導致此種校準方法的實際誤差較大,與真實情況匹配度較差,越來越難以滿足精度越來越高的晶片測試機的測試要求。 As a kind of measuring instrument, the accuracy of the wafer tester itself largely determines the accuracy of the wafer tester, that is, in practical applications, it is often necessary to calibrate the wafer tester at regular intervals, usually through an external high-level Precision digital multimeter is used as a calibration tool, such as using keysight 3458A to measure PE, PMU, and DPS resources on the automatic test machine. For the measured data, the two-point method is generally used to calculate the calibration parameters, although this method can be realized to a certain extent. Calibration of parameters, but because the calibration parameter curve of PE/PMU/DPS is non-linear, this leads to a large actual error of this calibration method, poor matching with the real situation, and it is becoming more and more difficult to meet the requirements of higher and higher precision. Wafer tester test requirements.
因此,開發一種誤差小且與真實情況匹配度高的應用於積體電路測試機的自動校準方法極具現實意義。 Therefore, it is of great practical significance to develop an automatic calibration method applied to integrated circuit testing machines with a small error and a high degree of matching with the real situation.
本發明的目的在於克服現有技術兩點式校準線的實際誤差較大,與真實情況匹配度較差的缺陷,提供一種誤差小且與真實情況匹配度高的應用於積體電路測試機的自動校準方法。 The purpose of the present invention is to overcome the defect that the actual error of the two-point calibration line in the prior art is relatively large and the matching degree with the real situation is poor, and to provide an automatic calibration applied to an integrated circuit testing machine with a small error and a high degree of matching with the real situation method.
為實現上述目的,本發明提供如下技術方案:一種用於晶片測試機的自動校準方法,應用於電子設備,包括以下步驟:(1)獲取晶片測試機的校準資料,並根據所述校準資料繪製散佈圖;(2)分別計算散佈圖中相鄰的每兩點的斜率,相鄰的每兩點的斜率即為斜率資料;(3)將散佈圖中散點按照橫座標或縱座標分為K1部分和K2部分;(4)分別針對K1部分和K2部分,分別計算第一個斜率資料、前2個斜率資料、……前預設數目個斜率資料的標準差,得到K1部分的標準差資料組D1和K2部分的標準差資料組D2,其中預設數目為對應的斜率資料的總數且大於3; (5)分別篩選標準差資料組D1和標準差資料組D2中的標準差最大值,以該標準差最大值對應的點作為複數分段點將散佈圖所有散點分為三段,針對每一段散點分別進行曲線擬合得到擬合曲線;(6)提取步驟(5)獲取的擬合曲線對應的校準參數,將所述校準參數輸入晶片測試機即完成對晶片測試機的自動校準。 In order to achieve the above object, the present invention provides the following technical solutions: an automatic calibration method for a wafer testing machine, applied to electronic equipment, comprising the following steps: (1) obtaining calibration data of a wafer testing machine, and drawing Scatter diagram; (2) Calculate the slope of every two adjacent points in the scatter diagram respectively, and the slope of every two adjacent points is the slope data; (3) Divide the scatter points in the scatter diagram according to the abscissa or ordinate into Part K1 and part K2; (4) For part K1 and part K2, respectively calculate the standard deviation of the first slope data, the first two slope data, ... the previous preset number of slope data, and obtain the standard deviation of the K1 part The standard deviation data set D2 of the data sets D1 and K2, wherein the preset number is the total number of corresponding slope data and is greater than 3; (5) Separately screen the maximum value of the standard deviation in the standard deviation data group D1 and the standard deviation data group D2, and use the point corresponding to the maximum value of the standard deviation as the complex segmentation point to divide all the scatter points of the scatter diagram into three segments, and for each segment Carry out curve fitting on the scattered points respectively to obtain a fitting curve; (6) extract the calibration parameters corresponding to the fitting curve obtained in step (5), and input the calibration parameters into the wafer testing machine to complete the automatic calibration of the wafer testing machine.
本發明的用於晶片測試機的自動校準方法,最佳化了目前常用的兩點式校準參數的計算方法,兩點式計算本質是採集兩點進行線性擬合,其對於PE/PMU/DPS的校準參數曲線而言,在線性度較好的曲線中段表現良好,但在兩端則呈現出與實際情況偏差過大的情況,同時由於兩點式的采點區域主要為中段線性部分,無法對兩端的非線性區域做出補償進一步導致兩端數值偏差加大,而本發明的校準方法(分段式擬合)克服了兩點式難以適用於非線性的PE/PMU/DPS的校準參數曲線(其表現形式是中段線性度較好,兩端的非線性更為明顯)的缺陷,針對分段點選取這一問題,本發明採用斜率標準差法(計算每兩點的斜率並對這些斜率依次進行標準差運算)選取標準差最大點為分段點,為晶片測試機測試資料的校準提供了一種標準化且可全自動完成的操作標準,同時本發明的方法在維持兩點式計算在曲線中段線性度良好區域採集計算的同時,可針對兩端線性度較差的區域額外採集散點,進行3階多項式曲線擬合,以此來降低在曲線不同段校準參數時與實際值偏差過大的情況,極具應用前景。 The automatic calibration method for the wafer testing machine of the present invention optimizes the calculation method of the commonly used two-point calibration parameters at present. The essence of the two-point calculation is to collect two points for linear fitting, which is suitable for PE/PMU/DPS As far as the calibration parameter curve is concerned, it performs well in the middle of the curve with better linearity, but there is a large deviation from the actual situation at both ends, and because the two-point sampling area is mainly the middle linear part, it is impossible to correct Compensation for the nonlinear region at both ends further leads to an increase in the numerical deviation at both ends, and the calibration method (segmented fitting) of the present invention overcomes the difficulty of applying the two-point calibration parameter curve to the nonlinear PE/PMU/DPS (Its form of expression is that the linearity of the middle section is better, and the nonlinearity at both ends is more obvious). For the problem of segment point selection, the present invention adopts the slope standard deviation method (calculate the slope of every two points and sequentially compare these slopes) Carrying out the standard deviation operation) select the standard deviation maximum point to be the subsection point, provide a kind of standardized and fully automatic operation standard for the calibration of the wafer testing machine test data, while the method of the present invention maintains the two-point calculation in the middle section of the curve While collecting and calculating areas with good linearity, additional scattered points can be collected for areas with poor linearity at both ends, and a third-order polynomial curve fitting can be performed to reduce the excessive deviation from the actual value when calibrating parameters in different sections of the curve. Very promising application.
作為較佳的技術方案:如上所述的一種用於晶片測試機的自動校準方法,所述步驟(4)的具體步驟如下: (4.1)針對K1部分,分別計算第一個斜率資料、前2個斜率資料、……前N個斜率資料的標準差,得到K1部分的標準差資料組D1,N為K1部分斜率資料的總數,且N大於3;(4.2)針對K2部分,分別計算第一個斜率資料、前2個斜率資料、……前M個斜率資料的標準差,得到K2部分的標準差資料組D2,M為K2部分斜率資料的總數,且M大於3。 As preferred technical scheme: a kind of automatic calibration method that is used for wafer testing machine as above, the specific steps of described step (4) are as follows: (4.1) For the K1 part, calculate the standard deviation of the first slope data, the first 2 slope data, ... the first N slope data respectively, and obtain the standard deviation data group D1 of the K1 part, and N is the total number of the slope data of the K1 part , and N is greater than 3; (4.2) For the K2 part, calculate the standard deviation of the first slope data, the first 2 slope data, ... the first M slope data, and obtain the standard deviation data group D2 of the K2 part, and M is K2 The total number of partial slope data, and M is greater than 3.
如上所述的一種用於晶片測試機的自動校準方法,所述步驟(5)具體如下:分別篩選標準差資料組D1中的標準差最大值X和標準差資料組D2中的標準差最大值Y,標準差最大值X為K1部分中前a個斜率資料的標準差,標準差最大值Y為K2部分中前b個斜率資料的標準差,即以K1部分中第a+1個點及K2部分中第b+1個點作為分段點將散佈圖所有散點分為三段,針對每一段散點分別進行曲線擬合得到擬合曲線。本發明的保護範圍並不僅限於此,此處僅給出一種可行的技術方案而已,本領域技術人員在實際應用中可進行一些適應性調整。 A kind of automatic calibration method that is used for wafer testing machine as above, described step (5) is specifically as follows: respectively screen the standard deviation maximum value X in the standard deviation data set D1 and the standard deviation maximum value in the standard deviation data set D2 Y, the maximum value of the standard deviation X is the standard deviation of the previous a slope data in the K1 part, and the maximum standard deviation Y is the standard deviation of the first b slope data in the K2 part, that is, the a+1th point in the K1 part and The b+1th point in part K2 is used as a segmentation point to divide all the scatter points in the scatter diagram into three segments, and perform curve fitting for each segment of the scatter points to obtain a fitted curve. The protection scope of the present invention is not limited thereto, and only a feasible technical solution is given here, and those skilled in the art may make some adaptive adjustments in practical applications.
如上所述的一種用於晶片測試機的自動校準方法,所述曲線擬合的擬合公式為y=E+Fx或y=A+Bx+Cx2+Dx 3。 As mentioned above in an automatic calibration method for a wafer testing machine, the fitting formula of the curve fitting is y = E + Fx or y =A+B x +Cx 2 +D x 3 .
如上所述的一種用於晶片測試機的自動校準方法,中間段的擬合公式為y=E+Fx;其他兩段的擬合公式為y=A+Bx+Cx2+Dx 3。 As mentioned above in an automatic calibration method for a wafer testing machine, the fitting formula of the middle section is y = E + Fx ; the fitting formula of the other two sections is y = A+B x +Cx 2 +D x 3 .
如上所述的一種用於晶片測試機的自動校準方法,還包括以下步驟: (7)在完成校準參數輸入操作後重複步驟(1)~(6)的上述操作,對晶片測試機進行多次校準以提高校準精度。 An automatic calibration method for a wafer testing machine as described above, further comprising the following steps: (7) After completing the calibration parameter input operation, repeat the above operations of steps (1) to (6), and perform multiple calibrations on the wafer testing machine to improve the calibration accuracy.
本發明還提供一種應用如上所述的用於晶片測試機的自動校準方法的測試元件,包括一個或多個處理器、一個或多個記憶體、一個或多個程式及校準資料獲取裝置;所述校準資料獲取裝置用於獲取晶片測試機的校準資料,所述一個或多個程式被儲存在所述記憶體中,當所述一個或多個程式被所述處理器執行時,使得所述測試元件執行如上所述的用於晶片測試機的自動校準方法。 The present invention also provides a test element applying the above-mentioned automatic calibration method for a wafer testing machine, including one or more processors, one or more memories, one or more programs and a calibration data acquisition device; The calibration data obtaining device is used to obtain the calibration data of the wafer testing machine, the one or more programs are stored in the memory, and when the one or more programs are executed by the processor, the The test element implements the auto-calibration method described above for the wafer tester.
作為較佳的技術方案:如上所述的測試元件,還包括與處理器連接的晶片測試機校準參數設定模組;所述晶片測試機校準參數設定模組用於設定校準參數。 As a preferred technical solution: the test element as described above further includes a wafer testing machine calibration parameter setting module connected to the processor; the wafer testing machine calibration parameter setting module is used for setting calibration parameters.
有益效果:(1)本發明的用於晶片測試機的自動校準方法,採用分段式擬合,其在維持兩點式計算在曲線中段線性度良好區域採集計算的同時,可針對兩端線性度較差的區域額外採集散點,進行3階多項式曲線擬合,以此來降低在曲線不同段校準參數時與實際值偏差過大的情況;(2)本發明的用於晶片測試機的自動校準方法,針對分段點選取這一問題,本發明採用斜率標準差法(計算每兩點的斜率並對這些斜率依次進行標準差運算)選取標準差最大點為分段點,為晶片測試機測試資料的校準提供了一種標準化且可全自動完成的操作標準,極具應用前景; (3)本發明的測試元件,結構簡單,成本低廉,自動化程度高,能夠實現晶片測試機的自動校準且校準精度高。 Beneficial effects: (1) The automatic calibration method for wafer testing machine of the present invention adopts segmented fitting, which can be used for both ends of the linear calibration while maintaining the two-point calculation in the middle section of the curve with good linearity. Additional scattered points are collected in areas with poor precision, and third-order polynomial curve fitting is carried out, so as to reduce the situation that the deviation from the actual value is too large when calibrating parameters in different sections of the curve; (2) the automatic calibration for wafer testing machine of the present invention Method, select this problem for subsection point, the present invention adopts slope standard deviation method (calculate the slope of every two points and carry out standard deviation operation to these slopes successively) select standard deviation maximum point to be subsection point, for chip testing machine test The calibration of the data provides a standardized and fully automatic operation standard, which has great application prospects; (3) The test element of the present invention has simple structure, low cost and high degree of automation, and can realize automatic calibration of a wafer testing machine with high calibration accuracy.
有關本案的特徵、實作與功效,茲配合圖式作較佳實施例詳細說明如下。 About the feature, implementation and effect of this case, hereby cooperate with drawing as preferred embodiment and describe in detail as follows.
500:測試元件 500: test components
510:處理器 510: Processor
520:記憶體 520: Memory
530:程式 530: program
540:校準資料獲取裝置 540: Calibration data acquisition device
550:晶片測試機校準參數設定模組 550: Wafer testing machine calibration parameter setting module
〔圖1〕為本發明的一種用於晶片測試機的自動校準方法的流程圖;〔圖2A〕為一段線性擬合所得的擬合曲線的示意圖;〔圖2B〕為本發明的三段曲線擬合所得的擬合曲線的示意圖;〔圖3〕為一段線性擬合與三段曲線擬合分段和方差的對比示意圖;〔圖4〕為一段線性擬合與三段曲線擬合分段均方根的對比示意圖;以及〔圖5〕為本發明的測試元件的結構示意圖。 [Fig. 1] is a flow chart of an automatic calibration method for a wafer testing machine of the present invention; [Fig. 2A] is a schematic diagram of a fitting curve obtained by linear fitting; [Fig. 2B] is a three-section curve of the present invention Schematic diagram of the fitting curve obtained by fitting; [Fig. 3] is a schematic diagram of comparison between a linear fitting and a three-segment curve fitting segment and variance; [Fig. 4] is a segmental linear fitting and a three-segment curve fitting segment The comparative schematic diagram of root mean square; and (Fig. 5) is the structural schematic diagram of the test element of the present invention.
下面結合附圖,對本發明的具體實施方式做進一步闡述。 The specific implementation manners of the present invention will be further elaborated below in conjunction with the accompanying drawings.
實施例1 Example 1
請參照圖1。圖1為本發明的一種用於晶片測試機的自動校準方法100的流程圖。自動校準方法100應用於電子設備,包括以下步驟:(1)步驟S110:獲取晶片測試機的校準資料,並根據校準資料繪製散佈圖;(2)步驟S120:分別計算散佈圖中相鄰的每兩點的斜率,相鄰的每兩點的斜率即為斜率資料;
(3)步驟S130:將散佈圖中散點按照橫座標或縱座標分為K1部分和K2部分;(4)步驟S140:分別針對K1部分和K2部分,分別計算第一個斜率資料、前2個斜率資料、……前預設數目個斜率資料的標準差,得到K1部分的標準差資料組D1和K2部分的標準差資料組D2,其中預設數目為對應的斜率資料的總數且大於3,具體為:(4.1)針對K1部分,分別計算第一個斜率資料、前2個斜率資料、……前N個斜率資料的標準差,得到K1部分的標準差資料組D1,N為K1部分斜率資料的總數,且N大於3;(4.2)針對K2部分,分別計算第一個斜率資料、前2個斜率資料、……前M個斜率資料的標準差,得到K2部分的標準差資料組D2,M為K2部分斜率資料的總數,且M大於3;(5)步驟S150:分別篩選標準差資料組D1中的標準差最大值X和標準差資料組D2中的標準差最大值Y,標準差最大值X為K1部分中前a個斜率資料的標準差,標準差最大值Y為K2部分中前b個斜率資料的標準差,即以K1部分中第a+1個散點及K2部分中第b+1個散點作為分段點將散佈圖所有散點分為三段,針對每一段散點分別進行曲線擬合(其中中間段的擬合公式為y=E+Fx,左右兩段的擬合公式為y=A+Bx+Cx2+Dx 3)得到擬合曲線;(6)步驟S160:提取步驟(5)(即步驟S150)獲取的擬合曲線對應的校準參數,將所述校準參數輸入晶片測試機即完成對晶片測試機的自動校準;
(7)在完成校準參數輸入操作後重複多次步驟(1)~(6)(即步驟S110~步驟S160)的上述操作。
Please refer to Figure 1. FIG. 1 is a flowchart of an
對於如下表1所示的晶片測試機的校準資料,
步驟(5)中選取的分段點分別為X=6、X=17,得到擬合曲線如圖2B所示。 The segmentation points selected in step (5) are respectively X=6 and X=17, and the fitting curve is obtained as shown in Fig. 2B.
採用兩點式校準參數的計算方法即一段線性擬合所得的擬合曲線如圖2A所示。 The fitting curve obtained by using the calculation method of two-point calibration parameters, ie, a segment of linear fitting, is shown in FIG. 2A .
針對圖2A和圖2B各點分段計算和方差與均方根,其結果如圖3和4所示。 For each point in Figure 2A and Figure 2B, the sum variance and root mean square were calculated in sections, and the results are shown in Figures 3 and 4.
分析圖2A、2B、3和4可以發現,不論是線性度較好的中段還是非線性的其他兩段,本發明的三段式擬合每一段的平均誤差都小於一段式,即與真實資料的偏離程度都小於一段式擬合,更為接近實際測量值。 Analyzing Figures 2A, 2B, 3 and 4, it can be found that no matter it is the better middle segment of linearity or the other two segments of non-linearity, the average error of each segment of the three-segment fitting of the present invention is less than that of the one-segment formula, that is, it is consistent with the real data The degree of deviation is smaller than the one-step fitting and closer to the actual measured value.
經驗證,本發明的用於晶片測試機的自動校準方法,採用分段式擬合,其在維持兩點式計算在曲線中段線性度良好區域採集計算的同時, 還可針對兩端線性度較差的區域額外採集散點,進行3階多項式曲線擬合,以此來降低在曲線不同段校準參數時與實際值偏差過大的情況;針對分段點選取這一問題,本發明採用斜率標準差法(計算每兩點的斜率並對這些斜率依次進行標準差運算)選取標準差最大點為分段點,為晶片測試機測試資料的校準提供了一種標準化且可全自動完成的操作標準,極具應用前景。 It has been verified that the automatic calibration method for a wafer testing machine of the present invention adopts segmented fitting, which maintains the two-point calculation in the middle section of the curve and collects and calculates in the area with good linearity. It is also possible to collect additional scattered points for areas with poor linearity at both ends, and perform third-order polynomial curve fitting to reduce the excessive deviation from the actual value when calibrating parameters in different segments of the curve; for the problem of segment point selection , the present invention adopts the slope standard deviation method (calculate the slope of every two points and carry out the standard deviation operation to these slopes successively) and select the point with the maximum standard deviation as the subsection point, which provides a standardized and comprehensive method for the calibration of the wafer testing machine test data The operation standard of automatic completion has great application prospect.
實施例2 Example 2
一種測試元件500,如圖5所示,包括一個或多個處理器510、一個或多個記憶體520、一個或多個程式530、校準資料獲取裝置540和與處理器510連接的晶片測試機校準參數設定模組550;晶片測試機校準參數設定模組用於設定校準參數,校準資料獲取裝置用於獲取晶片測試機的校準資料,一個或多個程式被儲存在記憶體中,當一個或多個程式被處理器執行時,使得測試元件執行與實施例1相同的用於晶片測試機的自動校準方法。
A
經驗證,本發明的測試元件,結構簡單,成本低廉,自動化程度高,能夠實現晶片測試機的自動校準且校準精度高。 It has been verified that the test element of the present invention has simple structure, low cost and high degree of automation, and can realize automatic calibration of a wafer testing machine with high calibration precision.
雖然以上描述了本發明的具體實施方式,但是本領域的技術人員應該理解,這些僅是舉例說明,在不違背本發明的原理和實質的前提下,可以對這些實施方式做出多種變更或修改。 Although the specific implementations of the present invention have been described above, those skilled in the art should understand that these are only examples, and various changes or modifications can be made to these implementations without departing from the principle and essence of the present invention. .
100:自動校準方法 100: Automatic calibration method
S110~S160:步驟 S110~S160: steps
Claims (8)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202011217240.9A CN112462312B (en) | 2020-11-04 | 2020-11-04 | Automatic calibration method for chip testing machine and application thereof |
CN202011217240.9 | 2020-11-04 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW202219532A TW202219532A (en) | 2022-05-16 |
TWI798696B true TWI798696B (en) | 2023-04-11 |
Family
ID=74835105
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW110117202A TWI798696B (en) | 2020-11-04 | 2021-05-13 | Auto-calibration method used in chip test equipment and test element |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN112462312B (en) |
TW (1) | TWI798696B (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115201735A (en) * | 2021-04-08 | 2022-10-18 | 爱德万测试股份有限公司 | Loop iteration calibration method and test equipment using same |
CN113311374B (en) * | 2021-07-28 | 2021-11-09 | 绅克半导体科技(苏州)有限公司 | Method for calibrating direct current parameters of multiple test channels of semiconductor test machine |
CN115588006B (en) * | 2022-11-11 | 2023-11-21 | 四川大学 | Extraction method of standardized dental arch form |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130173203A1 (en) * | 2011-12-31 | 2013-07-04 | Georgios Palaskas | Hardware-efficient on-chip calibration of analog/rf through sub-sampling |
TW201702628A (en) * | 2015-02-13 | 2017-01-16 | 何恆春 | A method for automatically configuring a semiconductor component tester |
TW201713043A (en) * | 2015-09-24 | 2017-04-01 | 瑞昱半導體股份有限公司 | Chip having self-calibration mechanism and calibration method thereof |
WO2020107623A1 (en) * | 2018-11-27 | 2020-06-04 | 中国电子科技集团公司第十三研究所 | New on-chip s parameter calibration method |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2243211A (en) * | 1990-04-20 | 1991-10-23 | Philips Electronic Associated | Analytical instrument and method of calibrating an analytical instrument |
JP3645023B2 (en) * | 1996-01-09 | 2005-05-11 | 富士写真フイルム株式会社 | Sample analysis method, calibration curve creation method, and analyzer using the same |
US5964822A (en) * | 1997-08-27 | 1999-10-12 | Delco Electronics Corp. | Automatic sensor azimuth alignment |
CN103543126B (en) * | 2013-10-30 | 2015-12-30 | 北京航天易联科技发展有限公司 | For the signal correction compensation calculation method under the interference of gas-monitoring interference signal |
CN104753528B (en) * | 2013-12-27 | 2018-03-30 | 联芯科技有限公司 | The automatic frequency control AFC calibration methods and system of segmentation |
CN105071807B (en) * | 2015-07-20 | 2018-03-13 | 浙江大学 | A kind of analog-digital converter adjustment scaling method and system |
CN105352630A (en) * | 2015-12-24 | 2016-02-24 | 深圳市博巨兴实业发展有限公司 | Segmental linear calibration system and method for temperature sensor chip |
CN106199483B (en) * | 2016-06-13 | 2018-11-09 | 电子科技大学 | A kind of nonlinear error compensation method of digital multimeter |
CN107220449A (en) * | 2017-06-07 | 2017-09-29 | 重庆大学 | A kind of power of fan curve modeling method based on piecewise nonlinear function |
CN110505169B (en) * | 2018-05-17 | 2020-11-06 | 大唐移动通信设备有限公司 | Phase calibration method and device |
CN110288071A (en) * | 2019-06-21 | 2019-09-27 | 中国神华能源股份有限公司 | The temperature correction method and system of electronic tag with temperature detecting function |
CN110907881A (en) * | 2019-11-29 | 2020-03-24 | 中电装备山东电子有限公司 | Current calibration method and system for power distribution network overhead line monitoring device |
CN110955648A (en) * | 2019-12-18 | 2020-04-03 | 重庆大学 | Non-equidistant time sequence monitoring data normalization mapping processing method |
-
2020
- 2020-11-04 CN CN202011217240.9A patent/CN112462312B/en active Active
-
2021
- 2021-05-13 TW TW110117202A patent/TWI798696B/en active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130173203A1 (en) * | 2011-12-31 | 2013-07-04 | Georgios Palaskas | Hardware-efficient on-chip calibration of analog/rf through sub-sampling |
TW201702628A (en) * | 2015-02-13 | 2017-01-16 | 何恆春 | A method for automatically configuring a semiconductor component tester |
TW201713043A (en) * | 2015-09-24 | 2017-04-01 | 瑞昱半導體股份有限公司 | Chip having self-calibration mechanism and calibration method thereof |
WO2020107623A1 (en) * | 2018-11-27 | 2020-06-04 | 中国电子科技集团公司第十三研究所 | New on-chip s parameter calibration method |
Also Published As
Publication number | Publication date |
---|---|
TW202219532A (en) | 2022-05-16 |
CN112462312B (en) | 2021-08-06 |
CN112462312A (en) | 2021-03-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI798696B (en) | Auto-calibration method used in chip test equipment and test element | |
US20210231583A1 (en) | Smart coordinate conversion and calibration system in semiconductor wafer manufacturing | |
TWI498853B (en) | Intelligent defect diagnosis method | |
KR20020087047A (en) | Method for determining optimal process targets in microelectronic fabrication | |
CN103475369B (en) | The high-precision ADC test of identification is disposably calibrated based on signal source error | |
CN112528230B (en) | Parameter consistency control method and device based on precision and distribution conversion correction | |
CN100511622C (en) | Method for emending output current by amending semiconductor pin test voltage | |
TWI803916B (en) | Method to measure chip internal resistance by a chip test equipment | |
CN109541427B (en) | Transistor electrical property test structure and test method | |
CN116646281A (en) | Abnormal test structure acquisition method, abnormal test structure verification method and related devices | |
CN114676570A (en) | Simulation model determining method, chip classifying method and related equipment | |
CN112698185B (en) | Device window inspection method, device, apparatus and storage medium | |
CN101477582A (en) | Model modification method for a semiconductor device | |
US6990743B2 (en) | Process for monitoring measuring device performance | |
CN113075531A (en) | Chip testing method | |
CN116629707B (en) | FDC traceability analysis method based on distributed parallel computing and storage medium | |
CN104319244B (en) | Positioning method of failure center point of chip | |
CN108304630A (en) | Semiconductor devices flicker noise characterize data screening technique | |
CN112309883B (en) | Product yield online evaluation system and evaluation method based on self-aligned double patterns | |
CN116264168A (en) | Method for screening high-temperature static current failure wafers at normal temperature | |
CN108899287B (en) | Process control method | |
CN110287610A (en) | Offline volume production Product Process parameter regulation means and its adjustment system | |
CN116840661A (en) | Method for processing electric parameter signal in integrated circuit electric performance test | |
Moroni et al. | Uncertainty in 3D micro measurement with focus variation microscopy | |
CN116930711A (en) | Layout structure for describing performance characteristics of device, manufacturing and testing method |