TWI756425B - Etching method - Google Patents
Etching method Download PDFInfo
- Publication number
- TWI756425B TWI756425B TW107116536A TW107116536A TWI756425B TW I756425 B TWI756425 B TW I756425B TW 107116536 A TW107116536 A TW 107116536A TW 107116536 A TW107116536 A TW 107116536A TW I756425 B TWI756425 B TW I756425B
- Authority
- TW
- Taiwan
- Prior art keywords
- film
- silicon
- gas
- etching
- chamber
- Prior art date
Links
- 238000005530 etching Methods 0.000 title claims abstract description 195
- 238000000034 method Methods 0.000 title claims abstract description 102
- 239000010408 film Substances 0.000 claims abstract description 386
- 239000007789 gas Substances 0.000 claims abstract description 180
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 154
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 154
- 239000010703 silicon Substances 0.000 claims abstract description 154
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 claims abstract description 70
- 229910000040 hydrogen fluoride Inorganic materials 0.000 claims abstract description 69
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims abstract description 61
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims abstract description 43
- 229910052814 silicon oxide Inorganic materials 0.000 claims abstract description 43
- 239000000758 substrate Substances 0.000 claims abstract description 36
- 229910052581 Si3N4 Inorganic materials 0.000 claims abstract description 33
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims abstract description 33
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims abstract description 20
- 238000011282 treatment Methods 0.000 claims description 108
- 230000004048 modification Effects 0.000 claims description 73
- 238000012986 modification Methods 0.000 claims description 73
- 239000011261 inert gas Substances 0.000 claims description 46
- 230000008569 process Effects 0.000 claims description 41
- 239000012535 impurity Substances 0.000 claims description 39
- 238000010438 heat treatment Methods 0.000 claims description 28
- 239000004094 surface-active agent Substances 0.000 claims description 23
- 239000006227 byproduct Substances 0.000 claims description 14
- 238000004140 cleaning Methods 0.000 claims description 14
- 229910052799 carbon Inorganic materials 0.000 claims description 9
- 238000006243 chemical reaction Methods 0.000 claims description 6
- 230000003647 oxidation Effects 0.000 abstract 1
- 238000007254 oxidation reaction Methods 0.000 abstract 1
- 235000012431 wafers Nutrition 0.000 description 140
- 229910004298 SiO 2 Inorganic materials 0.000 description 95
- 239000007788 liquid Substances 0.000 description 51
- 230000007246 mechanism Effects 0.000 description 45
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 35
- 238000005229 chemical vapour deposition Methods 0.000 description 12
- 238000011068 loading method Methods 0.000 description 12
- 239000004065 semiconductor Substances 0.000 description 12
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 11
- 229920005591 polysilicon Polymers 0.000 description 11
- 229910052757 nitrogen Inorganic materials 0.000 description 9
- 230000003746 surface roughness Effects 0.000 description 9
- 229910052739 hydrogen Inorganic materials 0.000 description 8
- 238000003860 storage Methods 0.000 description 8
- 238000000231 atomic layer deposition Methods 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 230000007797 corrosion Effects 0.000 description 5
- 238000005260 corrosion Methods 0.000 description 5
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- 239000000969 carrier Substances 0.000 description 4
- 239000007795 chemical reaction product Substances 0.000 description 4
- 238000001035 drying Methods 0.000 description 3
- 230000002209 hydrophobic effect Effects 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000003486 chemical etching Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000011010 flushing procedure Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 125000001165 hydrophobic group Chemical group 0.000 description 2
- 230000000149 penetrating effect Effects 0.000 description 2
- 230000009257 reactivity Effects 0.000 description 2
- 230000032258 transport Effects 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
- 230000003213 activating effect Effects 0.000 description 1
- 229910021529 ammonia Inorganic materials 0.000 description 1
- 229940070337 ammonium silicofluoride Drugs 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 239000007864 aqueous solution Substances 0.000 description 1
- 210000000481 breast Anatomy 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- MROCJMGDEKINLD-UHFFFAOYSA-N dichlorosilane Chemical compound Cl[SiH2]Cl MROCJMGDEKINLD-UHFFFAOYSA-N 0.000 description 1
- 239000003085 diluting agent Substances 0.000 description 1
- 238000010790 dilution Methods 0.000 description 1
- 239000012895 dilution Substances 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000011066 ex-situ storage Methods 0.000 description 1
- 230000005281 excited state Effects 0.000 description 1
- 239000012530 fluid Substances 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 239000010410 layer Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000012528 membrane Substances 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 description 1
- LXPCOISGJFXEJE-UHFFFAOYSA-N oxifentorex Chemical compound C=1C=CC=CC=1C[N+](C)([O-])C(C)CC1=CC=CC=C1 LXPCOISGJFXEJE-UHFFFAOYSA-N 0.000 description 1
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 238000007789 sealing Methods 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- 238000002791 soaking Methods 0.000 description 1
- 238000001179 sorption measurement Methods 0.000 description 1
- 230000007480 spreading Effects 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 239000011550 stock solution Substances 0.000 description 1
- 238000000859 sublimation Methods 0.000 description 1
- 230000008022 sublimation Effects 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- 238000002230 thermal chemical vapour deposition Methods 0.000 description 1
- 230000007723 transport mechanism Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02057—Cleaning during device manufacture
- H01L21/0206—Cleaning during device manufacture during, before or after processing of insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02359—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment to change the surface groups of the insulating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67017—Apparatus for fluid treatment
- H01L21/67063—Apparatus for fluid treatment for etching
- H01L21/67075—Apparatus for fluid treatment for etching for wet etching
- H01L21/6708—Apparatus for fluid treatment for etching for wet etching using mainly spraying means, e.g. nozzles
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67017—Apparatus for fluid treatment
- H01L21/67063—Apparatus for fluid treatment for etching
- H01L21/67075—Apparatus for fluid treatment for etching for wet etching
- H01L21/67086—Apparatus for fluid treatment for etching for wet etching with the semiconductor substrates being dipped in baths or vessels
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31051—Planarisation of the insulating layers
- H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
- H01L21/31055—Planarisation of the insulating layers involving a dielectric removal step the removal being a chemical etching step, e.g. dry etching
- H01L21/31056—Planarisation of the insulating layers involving a dielectric removal step the removal being a chemical etching step, e.g. dry etching the removal being a selective chemical etching step, e.g. selective dry etching through a mask
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Plasma & Fusion (AREA)
- Drying Of Semiconductors (AREA)
Abstract
[課題]提供一種可相對於氧化矽膜、矽及矽鍺,以高選擇性蝕刻氮化矽膜的蝕刻方法。 [解決手段]在腔室內配置具有氮化矽膜、氧化矽膜、矽及矽鍺之被處理基板,將前述腔室內的壓力設成為1333Pa以上,對前述腔室內供給氟化氫氣體,相對於前述氧化矽膜、矽及矽鍺,選擇性地蝕刻前述氮化矽膜。[Subject] To provide an etching method capable of etching a silicon nitride film with high selectivity with respect to a silicon oxide film, silicon and silicon germanium. [Solution] Arrange a substrate to be processed including a silicon nitride film, a silicon oxide film, silicon, and silicon germanium in the chamber, set the pressure in the chamber to 1333Pa or more, and supply hydrogen fluoride gas into the chamber, so that the oxidation The silicon film, silicon and silicon germanium are selectively etched to the aforementioned silicon nitride film.
Description
本發明,係關於蝕刻氮化矽膜之蝕刻方法。The present invention relates to an etching method for etching a silicon nitride film.
近來,在半導體元件的製造過程中,雖進行微細化蝕刻,但作為取代以往之電漿蝕刻的乾蝕刻技術,可進行低損傷之蝕刻的化學蝕刻技術受到矚目。例如,在氧化矽(SiO2 )膜之蝕刻中,係使用化學氧化物去除處理(Chemical Oxide Removal;COR)技術,該化學氧化物去除處理技術,係使用氟化氫(HF)氣體與氨(NH3 )氣體的混合氣體作為處理氣體。Recently, in the production process of semiconductor elements, micro-etching is performed, but as a dry etching technology replacing the conventional plasma etching, a chemical etching technology capable of performing low-damage etching has been attracting attention. For example, in the etching of silicon oxide (SiO 2 ) film, a chemical oxide removal (Chemical Oxide Removal; COR) technique is used, and the chemical oxide removal treatment technique uses hydrogen fluoride (HF) gas and ammonia (NH 3 ). ) gas mixture as the process gas.
最近,有研究探討出將像這樣的化學蝕刻技術應用於氮化矽(SiN)膜之蝕刻。Recently, studies have explored the application of chemical etching techniques like this to the etching of silicon nitride (SiN) films.
由於SiN膜,係大多與SiO2 膜相鄰,因此,作為相對於SiO2 膜選擇性地蝕刻SiN膜之技術,在專利文獻3中,係記載有如下述內容:將HF氣體、F2 氣體、惰性氣體、O2 氣體在激發的狀態下,進行供給且蝕刻。 [先前技術文獻] [專利文獻]Since the SiN film is often adjacent to the SiO 2 film, as a technique for selectively etching the SiN film with respect to the SiO 2 film, Patent Document 3 describes the following: HF gas, F 2 gas , inert gas, and O 2 gas are supplied and etched in the excited state. [Prior Art Literature] [Patent Literature]
[專利文獻1]日本特開2005-39185號公報 [專利文獻2]日本特開2008-160000號公報 [專利文獻3]日本特開2015-73035號公報[Patent Document 1] Japanese Patent Laid-Open No. 2005-39185 [Patent Document 2] Japanese Patent Laid-Open No. 2008-160000 [Patent Document 3] Japanese Patent Laid-Open No. 2015-73035
[本發明所欲解決之課題][Problems to be Solved by the Invention]
可是,最近,例如開發一種如CMOS電晶體般之使用了矽(Si)及矽鍺(SiGe)的半導體元件,當在像這樣的半導體元件使用SiN膜之情況下,不僅是SiO2 膜,亦對Si及SiGe要求高選擇性。However, recently, for example, a semiconductor element using silicon (Si) and silicon germanium (SiGe) like a CMOS transistor has been developed. When a SiN film is used in such a semiconductor element, not only the SiO 2 film but also the SiO 2 film is used. High selectivity is required for Si and SiGe.
但是,在現況中,係難以相對於所有的SiO2 膜、Si及SiGe,以足夠的選擇性蝕刻SiN膜。However, in the current situation, it is difficult to etch the SiN film with sufficient selectivity with respect to all of the SiO 2 film, Si, and SiGe.
又,當SiO2 膜含有H或N等的雜質之情況下,係即便為如上述之專利文獻3般的技術,當蝕刻SiN膜之際,亦存在有SiO2 膜發生損傷的情形。In addition, when the SiO 2 film contains impurities such as H or N, even with the technique like the above-mentioned Patent Document 3, the SiO 2 film may be damaged when the SiN film is etched.
因此,本發明,係以提供一種「可相對於氧化矽(SiO2)膜、矽(Si)及矽鍺(SiGe),以高選擇性蝕刻氮化矽(SiN)膜」的蝕刻方法為課題。Therefore, the present invention aims to provide an etching method that "can etch a silicon nitride (SiN) film with high selectivity with respect to a silicon oxide (SiO2) film, silicon (Si), and silicon germanium (SiGe)".
又,以提供一種「不會對與SiN膜相鄰之SiO2 膜造成損傷而可選擇性地蝕刻SiN膜」的蝕刻方法為課題。 [用以解決課題之手段]Furthermore, it is a problem to provide an etching method that "can selectively etch the SiN film without damaging the SiO 2 film adjacent to the SiN film". [means to solve the problem]
為了解決上述課題,本發明之第1觀點,係提供一種蝕刻方法,其特徵係,在腔室內配置具有氮化矽膜、氧化矽膜、矽及矽鍺之被處理基板,將前述腔室內的壓力設成為1333Pa以上,對前述腔室內供給氟化氫氣體,相對於前述氧化矽膜、矽及矽鍺,選擇性地蝕刻前述氮化矽膜。In order to solve the above-mentioned problems, a first aspect of the present invention is to provide an etching method characterized by disposing a substrate to be processed including a silicon nitride film, a silicon oxide film, silicon and silicon germanium in a chamber, The pressure is set to 1333 Pa or more, and hydrogen fluoride gas is supplied into the chamber to selectively etch the silicon nitride film with respect to the silicon oxide film, silicon, and silicon germanium.
在上述第1觀點中,將前述腔室內的壓力設成為1333~11997Pa的範圍為較佳,設成為1333~5332Pa的範圍為更佳。In the above-mentioned first viewpoint, the pressure in the chamber is preferably in the range of 1333 to 11997 Pa, and more preferably in the range of 1333 to 5332 Pa.
又,將前述被處理基板的溫度設成為10~120℃為較佳,設成為30~80℃為更佳。Moreover, it is preferable to set the temperature of the said to-be-processed board|substrate to 10-120 degreeC, and it is more preferable to set it to 30-80 degreeC.
前述氮化矽膜相對於前述氧化矽膜的選擇比為5以上為較佳,15以上為更佳。又,前述氮化矽膜相對於前述矽及矽鍺的選擇比為50以上為較佳,100以上為更佳。The selection ratio of the silicon nitride film to the silicon oxide film is preferably 5 or more, and more preferably 15 or more. In addition, the selection ratio of the silicon nitride film to the silicon and silicon germanium is preferably 50 or more, more preferably 100 or more.
本發明之第2觀點,係提供一種蝕刻方法,其對於具有氮化矽膜及氧化矽膜之被處理基板,選擇性地蝕刻前述氮化矽膜,該蝕刻方法,其特徵係,對前述被處理基板進行去除膜中之雜質的表面改質處理,其次,將表面改質處理後之被處理基板保持於1333Pa以上的壓力下,對前述被處理基板供給HF氣體,選擇性地蝕刻前述氮化矽膜。A second aspect of the present invention provides an etching method for selectively etching the silicon nitride film on a substrate to be processed having a silicon nitride film and a silicon oxide film, and the etching method is characterized by: The treated substrate is subjected to a surface modification treatment to remove impurities in the film. Next, the substrate to be treated after the surface modification treatment is maintained at a pressure of 1333 Pa or more, and HF gas is supplied to the substrate to be treated to selectively etch the nitride. Silicon film.
在上述第2觀點中,亦可在前述表面改質處理之前,蝕刻前述氧化矽膜。又,前述被處理基板,係亦可為更具有矽及矽鍺,並相對於前述矽及前述矽鍺選擇性地蝕刻前述氮化矽膜者。In the above-mentioned second viewpoint, the above-mentioned silicon oxide film may be etched before the above-mentioned surface modification treatment. In addition, the substrate to be processed may further comprise silicon and silicon germanium, and the silicon nitride film may be selectively etched with respect to the silicon and the silicon germanium.
本發明之第3觀點,係提供一種蝕刻方法,其對具有氮化矽膜、氧化矽膜、矽及矽鍺之被處理基板,首先蝕刻氧化矽膜,其次,進行去除膜中之雜質及被處理基板表面之副生成物的表面改質處理,其次,將表面改質處理後之被處理基板保持於1333Pa以上的壓力下,對前述被處理基板供給HF氣體,選擇性地蝕刻前述氮化矽膜。A third aspect of the present invention is to provide an etching method, which firstly etches a silicon oxide film on a substrate to be processed having a silicon nitride film, a silicon oxide film, silicon, and silicon germanium, and then removes impurities and impurities in the film. Surface modification treatment of by-products on the surface of the treated substrate, secondly, the substrate to be treated after the surface modification treatment is maintained at a pressure of 1333 Pa or more, HF gas is supplied to the substrate to be treated, and the silicon nitride is selectively etched membrane.
在上述第3觀點中,前述氧化矽膜之蝕刻,係可使用HF氣體及NH3 氣體而進行。又,前述氧化矽之蝕刻,係亦可藉由自由基處理而進行。In the above-mentioned third viewpoint, the etching of the silicon oxide film can be performed using HF gas and NH 3 gas. In addition, the above-mentioned etching of silicon oxide can also be performed by radical treatment.
在上述第2及第3觀點中,將蝕刻前述氮化矽膜之際的壓力設成為1333~11997Pa的範圍為較佳,設成為1333~5332Pa的範圍為更佳。又,將蝕刻前述氮化矽膜之際的被處理基板之溫度設成為10~120℃為較佳,設成為30~80℃為更佳。In the above-mentioned second and third viewpoints, the pressure at the time of etching the silicon nitride film is preferably in the range of 1333 to 11997 Pa, and more preferably in the range of 1333 to 5332 Pa. Moreover, it is preferable to set the temperature of the to-be-processed substrate at the time of etching the said silicon nitride film to 10-120 degreeC, and it is more preferable to set it to 30-80 degreeC.
前述表面改質處理,係可在惰性環境下,藉由150~400℃之範圍的熱處理來進行。又,前述表面改質處理,係可藉由使用了H2 O之20~100℃之範圍的反應處理來進行。而且,前述表面改質處理,係可藉由具有使界面活性劑吸附於被處理基板之表面的工程與H2 O所致之濕式洗淨工程的處理來進行。 [發明之效果]The aforementioned surface modification treatment can be performed by heat treatment in the range of 150 to 400° C. in an inert environment. In addition, the said surface modification process can be performed by the reaction process in the range of 20-100 degreeC using H2O . In addition, the above-mentioned surface modification treatment can be performed by a process including a process of adsorbing the surfactant on the surface of the substrate to be processed and a wet cleaning process by H 2 O. [Effect of invention]
根據本發明,藉由使用HF氣體且以在高壓下蝕刻氮化矽膜的方式,可相對於氧化矽(SiO2 )膜、矽(Si)及矽鍺(SiGe),以高選擇性蝕刻氮化矽(SiN)膜。又,在對於具有氮化矽膜及氧化矽膜之被處理基板,選擇性地蝕刻氮化矽膜之際,由於在氮化矽膜的蝕刻之前,進行去除膜中之雜質等的表面改質處理,因此,在使用HF氣體且以在高壓下蝕刻氮化矽膜之際,可抑制氧化矽膜的損傷。According to the present invention, nitrogen can be etched with high selectivity with respect to silicon oxide (SiO 2 ) film, silicon (Si) and silicon germanium (SiGe) by using HF gas and etching silicon nitride film under high pressure Silicon (SiN) film. In addition, when selectively etching the silicon nitride film on the substrate to be processed having the silicon nitride film and the silicon oxide film, surface modification to remove impurities and the like in the film is performed before the etching of the silicon nitride film. Therefore, when HF gas is used and the silicon nitride film is etched under high pressure, damage to the silicon oxide film can be suppressed.
以下,參閱圖面,說明關於本發明之實施形態。Hereinafter, embodiments of the present invention will be described with reference to the drawings.
<第1實施形態> 接下來,說明關於本發明之第1實施形態。 在本實施形態中,係說明關於蝕刻去除與SiO2 、Si及SiGe相鄰地形成之SiN膜的方法。<1st Embodiment> Next, the 1st Embodiment concerning this invention is demonstrated. In this embodiment, a method for removing the SiN film formed adjacent to SiO 2 , Si and SiGe by etching will be described.
[應用第1實施形態之蝕刻方法的構造例] 作為應用本實施形態之蝕刻方法之構造的一例,係可列舉出如圖1(a)所示般者。圖1(a)之構造,係在矽基板11上形成柱狀之Si膜12及SiGe膜13,並在Si膜12之周圍及SiGe膜13之周圍形成第1SiO2
膜14,在第1SiO2
膜14之周圍和Si膜12及SiGe膜13上,係形成SiN膜15。又,在Si側之周圍的SiN膜15與SiGe側之周圍的SiN膜15之間,係形成第2SiO2
膜16。雖蝕刻圖1(a)之構造之SiN膜15而形成所期望的半導體元件,但此時,在理想上,係如圖1(b)所示般,被要求僅去除了SiN膜15的狀態,亦即,相對於Si膜12、SiGe膜13、第1及第2SiO2
膜14、16,以高選擇比蝕刻SiN膜15。[Example of the structure to which the etching method of the first embodiment is applied] As an example of the structure to which the etching method of the present embodiment is applied, the one shown in FIG. 1( a ) can be exemplified. In the structure of FIG. 1(a), a
作為應用本實施形態之SiN膜之蝕刻之構造的其他例,係可列舉出如圖2(a)所示般者。圖2(a)之構造,係在矽基板21上,從左側起設置有呈柱狀的第1Si膜22a、第2Si膜22b、第3Si膜22c,而且,在其右形成有呈柱狀的SiGe膜23。在該些第1~第3Si膜22a~22c與SiGe膜23,係殘存有硬遮罩24。而且,在第1Si膜22a之周圍及從第1Si膜22a側之端部到達第3Si膜22c為止的矽基板21上,係形成SiO2
膜25。而且,在SiO2
膜25上及第2Si膜22b的周圍,係設置有SiN膜26。雖蝕刻圖2(a)之構造之SiN膜26而形成所期望的半導體元件,但此時,在理想上,係如圖2(b)所示般,被要求僅去除了SiN膜26的狀態,亦即,相對於第1~第3Si膜22a~22c、SiGe膜23、SiO2
膜25,以高選擇比蝕刻SiN膜26。具體而言,係被要求相對於SiO2
之選擇比為5以上,相對於Si、SiGe之選擇比為50以上。As another example of the structure to which the etching of the SiN film of the present embodiment is applied, the one shown in FIG. 2( a ) can be mentioned. In the structure of FIG. 2(a), on the
作為Si膜12、第1~第3Si膜22a~22c及SiGe膜13、23,係例如可使用藉由磊晶成長所形成者或CVD所致之多結晶膜。又,第1及第2SiO2
膜14及16和SiO2
膜25,係亦可為藉由化學蒸鍍法(CVD)所成膜者,或亦可為由原子層沈積法(ALD)所成膜者,或亦可為熱氧化膜。在藉由CVD形成SiO2
膜之際,係存在各種手法,被包含為雜質之氫(H)、碳(C)、氮(N)等的量因其手法而不同,在低質之CVD-SiO2
膜中,係含有比較多的雜質。ALD-SiO2
膜亦相同地含有該些雜質。另一方面,熱氧化膜的情況下,係像這樣般的雜質較少。As the
成為蝕刻對象之SiN膜,係使用SiH4 氣體、SiH2 Cl2 、Si2 Cl6 等的矽烷系氣體與NH3 氣體或N2氣體等的含氮氣體,藉由熱CVD、電漿CVD、ALD等成膜者。The SiN film to be etched is produced by thermal CVD, plasma CVD, and ALD using silane-based gas such as SiH 4 gas, SiH 2 Cl 2 , Si 2 Cl 6 and other nitrogen-containing gases such as NH 3 gas or N2 gas. Wait for the film maker.
[第1實施形態之SiN膜蝕刻] 上述元件例中所示之SiN膜與SiO2 、Si及SiGe相鄰地形成的情況下,作為以高選擇比蝕刻SiN膜之嘗試,係可執行(1)使用HF氣體或HF氣體+NH3 氣體,以COR裝置進行蝕刻的方法、(2)在該氣體系統添加F2 而進行蝕刻的方法、(3)自由基SiN蝕刻所致之方法。[SiN film etching according to the first embodiment] In the case where the SiN film shown in the above element example is formed adjacent to SiO 2 , Si and SiGe, as an attempt to etch the SiN film with a high selectivity ratio, (1 ) A method of etching with a COR device using HF gas or HF gas + NH 3 gas, (2) a method of etching by adding F 2 to the gas system, and (3) a method of radical SiN etching.
(1)之COR處理的情況下,雖係通常在4Torr (532Pa)以下與比較低壓下進行,但SiN/SiO2 選擇比小於2。又,(2)的情況下,SiN/SiO2 選擇比雖被改善,但無法取得相對於Si之選擇比。而且,(3)之自由基SiN蝕刻的情況下,雖係取得SiN/SiO2 選擇比,但無法取得SiN/SiGe選擇比。In the case of the COR treatment of (1), the SiN/SiO 2 selection ratio is less than 2, although it is usually performed at 4 Torr (532 Pa) or less and at a relatively low pressure. In addition, in the case of (2), although the SiN/SiO 2 selection ratio was improved, the selection ratio with respect to Si could not be obtained. Furthermore, in the case of the radical SiN etching of (3), although the SiN/SiO 2 selection ratio is obtained, the SiN/SiGe selection ratio cannot be obtained.
因此,在檢討了像這樣的可相對於所有SiO2 、Si及SiGe,以高選擇比蝕刻SiN膜之方法,發現到使用HF氣體且將壓力設成為高壓至1333Pa(10Torr)以上為有效。可藉由像這樣地設成為高壓狀態的方式來獲得更高選擇比之理由,係因為以設成為高壓而可獲得提高HF氣體之吸附效率的效果之緣故。Therefore, after examining such a method for etching SiN films with high selectivity with respect to all SiO 2 , Si and SiGe, it was found that using HF gas and setting the pressure to a high pressure of 1333 Pa (10 Torr) or more is effective. The reason why a higher selectivity ratio can be obtained by setting it to a high pressure state in this way is because the effect of improving the adsorption efficiency of HF gas can be obtained by setting it to a high pressure state.
以下,詳細地進行說明。 在本實施形態之SiN蝕刻中,係例如藉由如下述者而進行:將具有如上述般之構造的半導體晶圓(亦僅稱為晶圓)收容於腔室內,並僅將HF氣體或HF氣體與惰性氣體的混合氣體導入至腔室內。作為惰性氣體,係可使用N2 氣體或Ar、He等的稀有氣體。Hereinafter, it demonstrates in detail. In the SiN etching of the present embodiment, for example, a semiconductor wafer (also simply referred to as a wafer) having the above-mentioned structure is housed in a chamber, and only HF gas or HF A mixed gas of gas and inert gas is introduced into the chamber. As the inert gas, N 2 gas or a rare gas such as Ar and He can be used.
此時之氣體流量,係HF氣體:200~3000sccm、惰性氣體:200~3000sccm為較佳。The gas flow rate at this time is preferably HF gas: 200-3000 sccm, and inert gas: 200-3000 sccm.
此時之腔室內的壓力,係如上述般,設成為1333Pa(10Torr)以上。較佳為1333~11997Pa(10~90Torr)。更佳為1333~5332Pa(10~40Torr)。The pressure in the chamber at this time is set to 1333 Pa (10 Torr) or more as described above. Preferably it is 1333-11997Pa (10-90 Torr). More preferably, it is 1333-5332Pa (10-40 Torr).
又,此時之晶圓溫度,係10~120℃為較佳。未滿10℃及超過120℃,係變得難以獲得所期望的選擇比。更佳為30~80℃。In addition, the wafer temperature at this time is preferably 10 to 120°C. Below 10°C and above 120°C, it becomes difficult to obtain a desired selection ratio. More preferably, it is 30-80 degreeC.
在如以上般之SiN膜的蝕刻結束後,因應所需進行蝕刻殘渣等的去除,並且處理結束。After the etching of the SiN film as described above is completed, the etching residues and the like are removed as necessary, and the process is completed.
藉由以上的條件,因應SiN膜之膜厚進行SiN膜的蝕刻一預定時間,藉此,可相對於SiO2 ,以選擇比5以上,並相對於Si及SiGe,以選擇比50以上的高選擇性蝕刻SiN膜。相對於SiO2 之選擇比,係15以上,相對於Si及SiGe,選擇比100以上為較佳。Under the above conditions, the SiN film is etched for a predetermined time according to the film thickness of the SiN film, whereby the ratio of 5 or more can be selected with respect to SiO 2 , and the ratio of 50 or more can be selected with respect to Si and SiGe. Selective etching of the SiN film. The selection ratio with respect to SiO 2 is 15 or more, and the selection ratio with respect to Si and SiGe is preferably 100 or more.
[使用於第1實施形態之處理系統的一例] 其次,說明關於使用於第1實施形態之處理系統的一例。 圖3,係表示使用於第1實施形態之處理系統之一例的概略構成圖。該處理系統100,係具備有:搬入搬出部102,搬入搬出具有上述構造例所示之半導體晶圓(以下,僅記載為晶圓)W;2個裝載鎖定室103,與搬入搬出部102相鄰地設置;熱處理裝置104,分別與各裝載鎖定室103相鄰地設置,對晶圓W進行熱處理;蝕刻裝置105,分別與各熱處理裝置104相鄰地設置,對晶圓W進行蝕刻;及控制部106。[Example of the processing system used in the first embodiment] Next, an example of the processing system used in the first embodiment will be described. Fig. 3 is a schematic configuration diagram showing an example of the processing system used in the first embodiment. The
搬入搬出部102,係具有:搬送室112,在內部設置有搬送晶圓W的第1晶圓搬送機構111。第1晶圓搬送機構111,係具有大致水平地保持晶圓W的2個搬送臂111a,111b。在搬送室112之長邊方向的側部,係設置有載置台113,在該載置台113,係可連接有例如3個收容FOUP等的複數片晶圓W之載體C。又,與搬送室112相鄰地設置有進行晶圓W之對位的對位腔室114。The loading/
在搬入搬出部102中,晶圓W,係藉由搬送臂111a,111b所保持,並藉由第1晶圓搬送機構111之驅動,在大致水平面內直進移動或升降,藉此,被搬送至所期望的位置。而且,搬送臂111a,111b分別相對於載置台113上的載體C、對位腔室114、裝載鎖定室103進退,藉此,予以搬入搬出。In the carry-in and carry-out
各裝載鎖定室103,係在閘閥116分別介設於與搬送室112之間的狀態下,被分別連結於搬送室112。在各裝載鎖定室103內,係設置有搬送晶圓W的第2晶圓搬送機構117。又,裝載鎖定室103,係被構成為可抽真空直至預定真空度為止。Each of the
第2晶圓搬送機構117,係具有多關節臂構造,且具有大致水平地保持晶圓W的拾取器。在該第2晶圓搬送機構117中,係於收縮了多關節臂的狀態下,拾取器位於裝載鎖定室103內,藉由伸長多關節臂的方式,拾取器到達熱處理裝置104,並藉由進一步伸長的方式,可到達蝕刻裝置105,從而可在裝載鎖定室103、熱處理裝置104及蝕刻裝置105間搬送晶圓W。The second
控制部106,係通常由電腦所構成,具有:主控制部,具有控制處理系統100之各構成部的CPU;輸入裝置(鍵盤、滑鼠等);輸出裝置(印表機等);顯示裝置(顯示器等);及記憶裝置(記憶媒體)。控制部106之主控制部,係例如根據被內建於記憶裝置之記憶媒體或被安裝於記憶裝置之記憶媒體所記憶的處理配方,使處理系統100執行預定動作。The
在像這樣的處理系統100中,係將形成有上述構成的晶圓W收納於複數片載體C內,且搬送至處理系統100。在處理系統100中,係在將大氣側之閘閥116開啟的狀態下,從搬入搬出部102之載體C,藉由第1晶圓搬送機構111之搬送臂111a、111b的任一,將1片晶圓W搬送至裝載鎖定室103,並收授至裝載鎖定室103內之第2晶圓搬送機構117的拾取器。In such a
其後,將大氣側之閘閥116關閉且對裝載鎖定室103內進行真空排氣,其次,將閘閥154開啟,使拾取器伸長至蝕刻裝置105而將晶圓W搬送至蝕刻裝置105。Then, the
其後,使拾取器返回至裝載鎖定室103,將閘閥154關閉,在蝕刻裝置105中,藉由上述的蝕刻方法進行SiN膜之蝕刻處理。Then, the pickup is returned to the
在蝕刻處理結束後,將閘閥122、154開啟,藉由第2晶圓搬送機構117的拾取器,將蝕刻處理後之晶圓W搬送至熱處理裝置104,並加熱去除蝕刻殘渣等。After the etching process is completed, the
在熱處理裝置104中之熱處理結束後,藉由第1晶圓搬送機構111之111a、111b的任一,返回到載體C。藉此,完成一片晶圓的處理。After the heat treatment in the
另外,當不需去除蝕刻殘渣等的情況下,係亦可不設置熱處理裝置104,在其情形下,係只要藉由第2晶圓搬送機構117之拾取器來使蝕刻處理結束後之晶圓W退避至裝載鎖定室103,並藉由第1晶圓搬送機構111之搬送臂111a、111b的任一返回至載體C即可。In addition, when it is not necessary to remove the etching residue or the like, the
[蝕刻裝置] 其次,詳細地說明關於用以實施本實施形態之蝕刻方法之蝕刻裝置105的一例。 圖4,係表示蝕刻裝置105之一例的剖面圖。如圖4所示,蝕刻裝置105,係具備有密閉構造的腔室140,在腔室140之內部,係設置有在大致水平的狀態下載置晶圓W的載置台142。又,蝕刻裝置105,係具備有:氣體供給機構143,對腔室140供給蝕刻氣體;及排氣機構144,對腔室140內進行排氣。[Etching Apparatus] Next, an example of the
腔室140,係藉由腔室本體151與蓋部152所構成。腔室本體151,係具有大致圓筒形狀之側壁部151a與底部151b,上部形成為開口,該開口被蓋部152關閉。側壁部151a與蓋部152,係被密封構件(未圖示)密封,以確保腔室140內之氣密性。The
蓋部152,係具有:蓋構件155,構成外側;及噴頭156,被設置為嵌入於蓋構件155之內側,並面臨載置台142。噴頭156,係具有:本體157,具有呈圓筒狀之側壁157a與上部壁157b;及噴淋板158,被設置於本體157之底部。在本體157與噴淋板158之間,係形成有空間159。The
在蓋構件155及本體157之上部壁157b,係貫通至空間159而形成有氣體導入路徑161,在該氣體導入路徑161,係連接有後述之氣體供給機構143的HF氣體供給配管171。The
在噴淋板158,係形成有複數個氣體吐出孔162,經由氣體供給配管171及氣體導入路徑161而導入至空間159的氣體會從氣體吐出孔162被吐出至腔室140內的空間。A plurality of gas discharge holes 162 are formed in the
在側壁部151a,係設置有在與熱處理裝置104之間搬入搬出晶圓W的搬入搬出口153,該搬入搬出口153,係可藉由閘閥154開關。The
載置台142,係於平面視圖下呈大致圓形,並被固定於腔室140的底部151b。在載置台142之內部,係設置有調節載置台142之溫度的溫度調節器165。溫度調節器165,係例如具備有使溫度調節用媒體(例如水等)循環的管路,藉由與流通於像這樣的管路內之溫度調節用媒體進行熱交換的方式,調節載置台142之溫度,進行載置台142上之晶圓W的溫度控制。The
氣體供給機構143,係具有供給HF氣體的HF氣體供給源175及供給惰性氣體的惰性氣體供給源176,在該些,係分別連接有HF氣體供給配管171及惰性氣體供給配管172的一端。在HF氣體供給配管171及惰性氣體供給配管172,係設置有進行流路之開關動作及流量控制的流量控制器179。流量控制器179,係例如藉由開關閥及質流控制器所構成。HF氣體供給配管171之另一端,係如上述般,被連接於氣體導入路徑161。又,惰性氣體供給配管172之另一端,係被連接於HF氣體供給配管171。The
因此,HF氣體,係從HF氣體供給源175經由HF氣體供給配管171被供給至噴頭156內,惰性氣體,係從惰性氣體供給源176經由惰性氣體供給配管172及HF氣體供給配管171被供給至噴頭156,該些氣體,係從噴頭156之氣體吐出孔162朝向腔室140內的晶圓W吐出。Therefore, the HF gas is supplied into the
該些氣體中之HF氣體為反應氣體,惰性氣體,係使用作為稀釋氣體及沖洗氣體。藉由將HF氣體單獨進行供給或將HF氣體與惰性氣體混合地進行供給的方式,可獲得所期望的蝕刻性能。Among these gases, HF gas is a reactive gas, an inert gas, and is used as a dilution gas and a flushing gas. Desired etching performance can be obtained by supplying the HF gas alone or by supplying the HF gas in a mixture with the inert gas.
排氣機構144,係具有與被形成於腔室140之底部151b之排氣口181連接的排氣配管182,且進一步具有被設置於排氣配管182之用以控制腔室140內的壓力之自動壓力控制閥(APC)183及用以對腔室140內進行排氣的真空泵184。The
在腔室140之側壁,係以被插入至腔室140內的方式,設置有作為用以計測腔室140內的壓力之壓力計的2個電容式壓力計186a,186b。電容式壓力計186a,係作為高壓力用,電容式壓力計186b,係作為低壓力用。在被載置於載置台142之晶圓W的附近,係設置有檢測晶圓W之溫度的溫度感測器(未圖示)。Two
在像這樣的蝕刻裝置105中,係將形成有上述之構造的晶圓W搬入至腔室140內,並載置於載置台142。而且,將腔室140內的壓力設成為1333Pa(10Torr)以上,較佳為1333~11997Pa(10~90Torr),更佳為1333~5332Pa(10~40Torr),並藉由載置台142之溫度調節器165,將晶圓W設成較佳為10~120℃,更佳為30~80℃,且將HF氣體及惰性氣體較佳為均以200~3000sccm進行供給而蝕刻SiN膜。In such an
<第2實施形態> 其次,說明關於本發明之第2實施形態。 本實施形態,雖係與第1實施形態相同地,包含有蝕刻去除SiN膜的工程者,但在本實施形態中,係說明關於即便在與SiN膜相鄰之SiO2 膜中含有N或H等的雜質,亦難以發生對蝕刻了SiN膜之際的SiO2 膜之損傷的蝕刻方法。<Second Embodiment> Next, a second embodiment of the present invention will be described. In this embodiment, as in the first embodiment, a process for etching and removing the SiN film is included, but in this embodiment, the A description will be given of an etching method in which damage to the SiO 2 film when the SiN film is etched is unlikely to occur even if impurities such as N or H are contained in the SiO 2 film adjacent to the SiN film.
[第2實施形態之蝕刻方法的第1例] 首先,說明關於本實施形態之基本例作為第2實施形態的第1例。在本例中,係對於與含有預定雜質之SiO2 膜相鄰地形成了SiN膜的晶圓,進行SiN膜之蝕刻。[First Example of Etching Method of Second Embodiment] First, a basic example of the present embodiment will be described as a first example of the second embodiment. In this example, the SiN film is etched on a wafer on which a SiN film is formed adjacent to a SiO 2 film containing a predetermined impurity.
當SiO2 膜中含有H或N等的雜質之情況下,發現到:若直接藉由HF氣體蝕刻與其相鄰的SiN膜時,則在SiN膜蝕刻之際,包含於SiO2 膜中的雜質中之H或N等的氣體成分會與HF反應,SiO2 膜被不均勻地蝕刻,從而有產生孔蝕(孔)或表面粗糙等的損傷之虞。例如,當由CVD或ALD所形成之SiO2 膜的情況下,係膜中存在有源自成膜原料氣體的H、N、C等,從而有發生SiN膜蝕刻時的損傷之虞。特別是,當由CVD或ALD所形成的SiO2 層間絕緣膜之退火溫度較低的情況下,係除了存在有上述雜質以外,密度較低且容易受到SiN膜蝕刻時的損傷。又,由於藉由流動性化學蒸鍍法(F-CVD)所形成之SiO2 膜亦大多存在有如上述般的雜質且密度亦低,因此,仍容易受到SiN膜蝕刻時的損傷。When the SiO 2 film contains impurities such as H or N, it was found that when the SiN film adjacent to the SiN film is directly etched by the HF gas, the impurities contained in the SiO 2 film during the etching of the SiN film are found. Among them, gas components such as H and N react with HF, and the SiO 2 film is etched non-uniformly, thereby causing damage such as pitting (holes) and surface roughness. For example, in the case of a SiO 2 film formed by CVD or ALD, H, N, C, etc. derived from the film-forming source gas exist in the film, which may cause damage during etching of the SiN film. In particular, when the annealing temperature of the SiO 2 interlayer insulating film formed by CVD or ALD is low, in addition to the presence of the above-mentioned impurities, the density is low and the SiN film is easily damaged during etching. In addition, the SiO 2 film formed by the fluid chemical vapor deposition method (F-CVD) is also prone to damage during etching of the SiN film because the above-mentioned impurities are often present and the density is also low.
又,當蝕刻了與SiN膜鄰接之SiO2膜的情況下,除了原本含有的雜質以外,另存在有蝕刻時侵入至膜中的成分或未被去除而附著於晶圓W的氣體成分,並在SiN膜蝕刻之際,因HF與附著的氣體成分而容易受到SiO2 膜的蝕刻所致之損傷。特別是,在藉由COR去除了SiO2 膜之際,係膜中除了雜質即H、N、C等以外,另含有氣體成分中的NH3 或F,而且,存在NH4 或HF2 這樣的反應性高之副生成物附著於晶圓W的可能性,藉由該些在SiN膜蝕刻之際,與HF共存的方式,SiO2 膜變得容易被蝕刻。如上述般,由於當SiO2 膜為CVD膜或ALD膜的情況下,係存在雜質,又,根據成膜手法,係具有膜中之雜質多且密度亦低的傾向,因此,與SiO2 膜蝕刻之際存在的氣體成分或反應生成物相互作用,SiN膜的蝕刻所致之SiO2 膜的損傷會變得更大。Also, when the SiO2 film adjacent to the SiN film is etched, in addition to the impurities originally contained, there are components that penetrate into the film during etching or gas components that adhere to the wafer W without being removed, and When the SiN film is etched, it is easy to be damaged by the etching of the SiO 2 film due to HF and adhering gas components. In particular, when the SiO 2 film is removed by COR, in addition to impurities such as H, N, C, etc., the film contains NH 3 or F among the gas components, and also contains NH 4 or HF 2 . There is a possibility that by-products with high reactivity adhere to the wafer W, and the SiO 2 film is easily etched by coexisting with HF when the SiN film is etched. As described above, when the SiO 2 film is a CVD film or an ALD film, impurities are present, and depending on the film formation method, there is a tendency for the impurities in the film to be large and the density to be low. Therefore, it is different from the SiO 2 film. Gas components and reaction products present during etching interact, and damage to the SiO 2 film due to etching of the SiN film becomes greater.
在圖5中表示一例。如圖5(a)所示,在Si基板40上以FCVD方式成膜且藉由COR所蝕刻的SiO2
膜41,係在膜之表層部分含有作為雜質的C、F、NH3
等。在該狀態下,若使用作為蝕刻氣體之HF氣體來進行SiN膜的蝕刻時,則如圖5(b)所示,蝕刻氣體即HF與膜中之NH3
與SiO2
中之Si反應而生成矽氟化銨,並藉由其後的加熱處理,如圖5(c)所示,矽氟化銨揮發而在SiO2
膜41形成孔蝕42。又,因而在SiO2
膜41之表面產生表面粗糙。當NH4
或HF2
等的副生成物附著於SiO2
膜41的情況下,亦相同地產生孔蝕或表面粗糙。An example is shown in FIG. 5 . As shown in FIG. 5( a ), the SiO 2 film 41 formed on the
因此,在本實施形態之第1例中,係如圖6的流程圖所示,首先,對晶圓進行表面改質處理(步驟1),其後,進行HF氣體所致之SiN膜的蝕刻(步驟2)。Therefore, in the first example of the present embodiment, as shown in the flowchart of FIG. 6 , first, the wafer is subjected to surface modification treatment (step 1), and thereafter, the SiN film is etched by HF gas. (step 2).
步驟1之表面改質處理,係用以去除膜中之NH3
、F、C等的雜質或附著於晶圓W之NH4
或HF2
等的副生成物者。藉由表面改質處理去除該些,藉此,SiO2
膜變得難以藉由其後的SiN膜蝕刻而被蝕刻。The surface modification treatment in
作為表面改質處理,係可列舉出在惰性環境中進行熱處理的乾燥處理。此時之溫度,係150~400℃為較佳,例如250℃。藉由該處理,可使膜中NH3 、F、C等的雜質或附著於晶圓W之NH4 或HF2 等的副生成物熱分解或揮發而加以去除。另外,作為乾燥處理,係亦可使用自由基處理等的其他處理。As the surface modification treatment, drying treatment in which heat treatment is performed in an inert atmosphere is exemplified. The temperature at this time is preferably 150 to 400°C, for example, 250°C. By this treatment, impurities such as NH 3 , F, and C in the film or by-products such as NH 4 or HF 2 adhering to the wafer W can be thermally decomposed or volatilized and removed. Moreover, as a drying process, other processes, such as radical treatment, can also be used.
又,作為表面改質處理,可列舉出進行使用了H2 O的反應處理者。藉由該處理,可使膜中之雜質或附著於晶圓W之副生成物與H2 O反應而加以去除。此時之溫度,係20~100℃為較佳,20~80℃為更佳。作為使用了H2 O之反應處理,係亦可藉由含有H2 O蒸汽之氛圍的乾燥處理進行,抑或亦可藉由浸泡於液體之H2 O(純水)或供給液體之H2 O(純水)的濕式處理進行。Moreover, as a surface modification process, the reaction process using H2O is mentioned. By this treatment, impurities in the film or by-products adhering to the wafer W can be reacted with H 2 O to be removed. The temperature at this time is preferably 20 to 100°C, more preferably 20 to 80°C. The reaction treatment using H 2 O may be performed by drying treatment in an atmosphere containing H 2 O vapor, or by immersing in liquid H 2 O (pure water) or supplying liquid H 2 O (pure water) wet treatment.
而且,表面改質處理,係亦可藉由具有使界面活性劑吸附於晶圓表面之工程與H2 O(純水)所致之濕式洗淨工程的處理進行。In addition, the surface modification treatment may be performed by a treatment including a process of adsorbing the surfactant on the wafer surface and a wet cleaning process by H 2 O (pure water).
若在SiO2 膜之表面存在有疏水性的部份時,則在單純的H2 O所致之濕式處理中,係有發生H2 O無法到達疏水性的部份,且H2 O處理在其部分變得不充分,從而無法充分地去除膜中之雜質或附著於膜之反應生成物的事態。對此,可藉由使界面活性劑吸附於晶圓表面的方式,使晶圓表面的整面成為親水性,因此,其後的H2 O(純水)所致之濕式洗淨之際的洗淨性良好,可更有效地去除SiO2 膜的膜中之雜質或附著於SiO2 膜之反應生成物。If there is a hydrophobic part on the surface of the SiO 2 film, in the wet treatment by pure H 2 O, there is a part where the H 2 O cannot reach the hydrophobic part, and the H 2 O treatment A situation in which impurities in the film and reaction products adhering to the film cannot be sufficiently removed due to insufficient portions thereof. On the other hand, by adsorbing the surfactant on the wafer surface, the entire surface of the wafer surface can be made hydrophilic. Therefore, in the subsequent wet cleaning by H 2 O (pure water) The cleanability of the SiO 2 film is good, and the impurities in the SiO 2 film or the reaction products attached to the SiO 2 film can be removed more effectively.
亦即,如圖7(a)所示,界面活性劑,係在1分子內具有疏水基與親水基,且具有使疏水性之狀態者經由疏水基而與水親和的功能,如圖7(b)所示,能以使親水基成為外側而配列的方式,吸附於SiO2 膜表面的整面。因此,如圖7(c)所示,H2 O(純水)被供給至SiO2 膜表面的整面而以良好的洗淨性進行H2 O洗淨,從而可有效地去除SiO2 膜的膜中之雜質或附著於SiO2 膜的反應生成物。That is, as shown in FIG. 7( a ), the surfactant has a hydrophobic group and a hydrophilic group in one molecule, and has the function of making the hydrophobic state hydrophilic through the hydrophobic group, as shown in FIG. 7 ( As shown in b), it can be adsorbed on the entire surface of the SiO 2 film so that the hydrophilic groups are arranged on the outside. Therefore, as shown in FIG. 7( c ), H 2 O (pure water) is supplied to the entire surface of the SiO 2 film to perform H 2 O cleaning with good cleaning properties, thereby effectively removing the SiO 2 film The impurities in the film or the reaction products attached to the SiO 2 film.
使界面活性劑吸附於晶圓之工程,係可藉由使晶圓浸泡於界面活性劑或塗佈界面活性劑的方式來進行。此時,界面活性劑,係亦可為原液或亦可為水溶液。又,H2 O(純水)所致之濕式洗淨工程,係可藉由使晶圓浸泡於純水或將純水供給至晶圓的方式來進行。The process of adsorbing the surfactant on the wafer can be performed by soaking the wafer in the surfactant or coating the surfactant. In this case, the surfactant may be a stock solution or an aqueous solution. In addition, the wet cleaning process by H 2 O (pure water) can be performed by immersing the wafer in pure water or supplying pure water to the wafer.
步驟2之SiN膜的蝕刻,係與第1實施形態相同地,僅將HF氣體或將HF氣體與惰性氣體之混合氣體導入至腔室內,並將壓力設成為1333Pa(10Torr)以上的高壓而進行。較佳為1333~11997Pa(10~90Torr)。更佳為1333~5332Pa(10~40Torr)。作為惰性氣體,係可使用N2 氣體或Ar、He等的稀有氣體。The etching of the SiN film in Step 2 is performed by introducing only HF gas or a mixed gas of HF gas and an inert gas into the chamber, and setting the pressure to a high pressure of 1333 Pa (10 Torr) or more, as in the first embodiment. . Preferably it is 1333-11997Pa (10-90 Torr). More preferably, it is 1333-5332Pa (10-40 Torr). As the inert gas, N 2 gas or a rare gas such as Ar and He can be used.
與第1實施形態相同地,此時之氣體流量,係HF氣體:200~3000sccm、惰性氣體:200~3000sccm為較佳,又,晶圓溫度,係10~120℃為較佳,30~80℃為更佳。As in the first embodiment, the gas flow rate at this time is preferably HF gas: 200 to 3000 sccm, and inert gas: 200 to 3000 sccm, and the wafer temperature is preferably 10 to 120°C, and 30 to 80°C. ℃ is better.
在如以上般之SiN膜的蝕刻結束後,因應所需進行蝕刻殘渣等的去除,並且處理結束。After the etching of the SiN film as described above is completed, the etching residues and the like are removed as necessary, and the process is completed.
藉由如以上般的處理,可相對於SiO2 膜,以15以上的高選擇比蝕刻SiN膜,並且可抑制SiN膜蝕刻時之SiO2 膜的損傷(孔蝕或表面粗糙等)。By the above treatment, the SiN film can be etched with a high selectivity ratio of 15 or more to the SiO 2 film, and damage (pitting corrosion, surface roughness, etc.) of the SiO 2 film during etching of the SiN film can be suppressed.
另外,當與SiN膜相鄰而亦存在Si或SiGe的情況下,係與第1實施形態相同地,可相對於該些,以50以上的高選擇比蝕刻SiN膜。In addition, when Si or SiGe is also present adjacent to the SiN film, the SiN film can be etched with a high selectivity ratio of 50 or more, as in the first embodiment.
[第2實施形態之蝕刻方法的第2例] 其次,說明關於本實施形態之應用例作為第2例。[Second Example of Etching Method of Second Embodiment] Next, an application example of the present embodiment will be described as a second example.
(應用第2例之構造例) 作為應用本實施形態之第2例之蝕刻方法之構造的一例,係可列舉出如圖8所示般者。圖8之構造,係在矽基板31上形成柱狀之Si膜32及SiGe膜33,並在Si膜32之周圍及SiGe膜33之周圍形成薄的SiN膜34,且以在SiN膜34之周圍掩埋整體的方式,形成SiO2
膜35。(Example of the structure to which the second example is applied) As an example of the structure to which the etching method of the second example of the present embodiment is applied, as shown in FIG. 8 . In the structure of FIG. 8, a
(第2例之蝕刻方法) 如圖9之流程圖及圖10之工程剖面圖所示般,對圖8之構造進行本實施形態之第2例的蝕刻方法。(Etching method of the second example) As shown in the flowchart of FIG. 9 and the process sectional view of FIG. 10 , the etching method of the second example of the present embodiment is performed on the structure of FIG. 8 .
首先,蝕刻圖8之SiO2 膜35(步驟11)。 SiO2 膜35之蝕刻,係可藉由將具有如圖8般之構造的晶圓收容於腔室內,並使用了HF氣體與NH3 氣體的COR來進行。此時,壓力:133~400Pa(1~3Torr)、處理溫度:10~130℃、HF氣體流量:20~1000sccm、NH3 氣體流量:20~1000sccm、惰性氣體流量:20~1000sccm為較佳。由於藉由該COR處理,生成六氟矽酸銨((NH4 )2 SiF6 ;AFS),因此,藉由加熱使AFS昇華而完成蝕刻。AFS之昇華,係亦可藉由個別的加熱裝置進行,或亦可在COR腔室內重複地進行蝕刻與加熱處理,且在其中進行AFS之去除。First, the SiO 2 film 35 of FIG. 8 is etched (step 11). The etching of the SiO 2 film 35 can be carried out by COR using HF gas and NH 3 gas by housing the wafer having the structure as shown in FIG. 8 in a chamber. At this time, pressure: 133-400Pa (1-3 Torr), processing temperature: 10-130°C, HF gas flow: 20-1000sccm, NH 3 gas flow: 20-1000sccm, and inert gas flow: 20-1000sccm is preferred. Since ammonium hexafluorosilicate ((NH 4 ) 2 SiF 6 ; AFS) is generated by the COR treatment, the etching is completed by sublimating the AFS by heating. The sublimation of AFS can also be carried out by a separate heating device, or can also be repeatedly etched and heated in a COR chamber, and the removal of AFS is carried out therein.
又,SiO2 膜35之蝕刻,係亦可藉由自由基處理進行。此時,作為自由基,係可使用使NF3 與NH3 之混合氣體活性化所形成的F自由基、N自由基。In addition, the etching of the SiO 2 film 35 can also be performed by radical treatment. In this case, as the radicals, F radicals and N radicals formed by activating a mixed gas of NF 3 and NH 3 can be used.
藉由步驟11之蝕刻,如圖10(a)所示,SiO2
膜35被蝕刻去除直至預定高度位置,SiN膜34,係殘存直至比預定高度位置高的位置。因此,進行用以去除SiN膜34之腳化區域的蝕刻(去腳化(de-footing))。By the etching in
此時,若對SiO2
膜35之蝕刻後的晶圓W直接蝕刻SiN膜時,則在SiN膜蝕刻之際,SiO2
膜35中所含有之雜質或SiO2
膜35之蝕刻時侵入至膜中之成分或未被去除而附著於晶圓W之氣體成分會與HF反應,蝕刻SiN膜34以外的膜,主要為SiO2
膜35,從而有產生孔蝕或表面粗糙等的損傷之虞。 特別是,在藉由COR去除了SiO2
膜35之際,係膜中除了雜質即H、N、C等以外,另含有氣體成分中的NH3
或F,而且,存在NH4
或HF2
這樣的反應性高之副生成物附著於晶圓W的可能性,藉由該些在SiN膜蝕刻之際,與HF共存的方式,SiO2
膜35變得容易被蝕刻。如上述般,當SiO2膜為由CVD或ALD所形成之膜的情況下,由於根據成膜方法,係具有膜中之雜質多且密度亦低的傾向,因此,像這樣的傾向明顯。At this time, if the SiN film is directly etched on the wafer W after the etching of the SiO 2 film 35 , impurities contained in the SiO 2 film 35 or the etching of the SiO 2 film 35 penetrate into the film during the SiN film etching. The components in it or the gas components adhering to the wafer W without being removed may react with HF to etch the films other than the
因此,即便在本例中,亦在SiO2 膜35之蝕刻後,進行表面改質處理(步驟12)。Therefore, even in this example, after the etching of the SiO 2 film 35, the surface modification treatment is performed (step 12).
表面改質處理,係用以去除膜中之雜質或附著於晶圓W之NH4
或HF2
等的副生成物者。藉此,在其後之SiN膜34的蝕刻之際,SiO2
膜35變得難以被蝕刻。The surface modification treatment is used to remove impurities in the film or by-products such as NH 4 or HF 2 adhering to the wafer W. Thereby, the SiO 2 film 35 becomes difficult to be etched during the subsequent etching of the
作為表面改質處理,係與第1例相同地,可列舉出惰性氛圍中的熱處理、使用了H2 O的處理及具有使界面活性劑吸附於晶圓表面之工程與H2 O(純水)所致之濕式洗淨工程的處理。又,作為表面改質處理,係亦可使用自由基處理等的其他處理。As the surface modification treatment, as in the first example, heat treatment in an inert atmosphere, treatment using H 2 O, a process of adsorbing a surfactant on the wafer surface, and H 2 O (pure water) can be exemplified. ) caused by the wet cleaning process treatment. In addition, as the surface modification treatment, other treatments such as radical treatment can also be used.
在進行了像這樣的表面改質處理後,進行SiN膜34之腳化區域的蝕刻(de-footing)(步驟13)。After such surface modification treatment is performed, de-footing of the footing region of the
該蝕刻,係將圖10(a)所示之構造的晶圓收容於腔室內,與第1實施形態相同地,僅將HF氣體或將HF氣體與惰性氣體之混合氣體導入至腔室內,並將壓力設成為1333Pa(10Torr)以上的高壓而進行。較佳為1333~11997Pa (10~90Torr)。更佳為1333~5332Pa(10~40Torr)。作為惰性氣體,係可使用N2 氣體或Ar、He等的稀有氣體。但是,在本實施形態中,係藉由進行表面改質處理的方式,特別是,在以自由基處理進行SiO2 膜35之蝕刻的情況下,存在即便低於1333Pa(10Torr),亦可進行選擇比高之SiN膜蝕刻的可能性。In this etching, the wafer having the structure shown in FIG. 10(a) is housed in a chamber, and as in the first embodiment, only HF gas or a mixed gas of HF gas and an inert gas is introduced into the chamber, and The pressure was set to a high pressure of 1333 Pa (10 Torr) or more. Preferably it is 1333-11997Pa (10-90 Torr). More preferably, it is 1333-5332Pa (10-40 Torr). As the inert gas, N 2 gas or a rare gas such as Ar and He can be used. However, in the present embodiment, the surface modification treatment is performed, in particular, when the etching of the SiO 2 film 35 is performed by radical treatment, even if it is lower than 1333 Pa (10 Torr), it is possible to perform the etching. Possibility of selecting high ratio SiN film etching.
又,在該蝕刻中,係與第1實施形態相同地,氣體流量,係HF氣體:200~3000sccm、惰性氣體:200~3000sccm為較佳,又,晶圓溫度,係10~120℃為較佳,30~80℃為更佳。In this etching, as in the first embodiment, the gas flow rate is preferably HF gas: 200 to 3000 sccm, inert gas: 200 to 3000 sccm, and the wafer temperature is preferably 10 to 120° C. It is better, 30~80℃ is better.
藉此,如圖10(b)所示,可去除SiN膜34之腳化區域而獲得所期望的半導體元件。Thereby, as shown in FIG. 10(b), the footing region of the
在如以上般之SiN膜的蝕刻結束後,因應所需,藉由熱處理等進行蝕刻殘渣等的去除,並且處理結束。After the etching of the SiN film as described above is completed, as necessary, removal of etching residues and the like is performed by heat treatment or the like, and the treatment is completed.
根據本例,由於在蝕刻去除了SiO2
膜35後,藉由表面改質處理,去除膜中之雜質或附著於晶圓W之NH4
或HF2
等的副生成物,因此,在其後之SiN膜34的蝕刻中,在防止了SiO2
膜35因該些影響SiO2
膜35被蝕刻而發生損傷(孔蝕或表面粗糙)的狀態下,可相對於SiO2
膜35、Si膜32、SiGe膜33,以高選擇比蝕刻SiN膜34(相對於SiO2
,以選擇比5以上,較佳為15以上;相對於Si及SiGe,以選擇比50以上,較佳為100以上)。因此,能以高精度獲得具有圖10(b)之構造的半導體元件。特別是,即便為使用了藉由雜質比較多且密度低之成膜方法的CVD(例如FCVD)所形成者作為SiO2
膜35的情況下,亦可抑制SiO2
膜35之蝕刻,並可提高SiN膜34相對於SiO2
膜35的選擇比。According to this example, after the SiO 2 film 35 is removed by etching, impurities in the film and by-products such as NH 4 or HF 2 adhering to the wafer W are removed by the surface modification treatment. In the etching of the
[使用於實施第2實施形態之處理系統之一例] 其次,說明關於使用於第2實施形態之處理系統的一例。 圖11,係表示使用於第2實施形態之第2例之蝕刻方法之處理系統之一例的概略構成圖。該處理系統200,係具有剖面矩形狀之真空搬送室201,在真空搬送室201之長邊的一方側,經由閘閥G連接有用以蝕刻SiO2
膜之氧化膜蝕刻裝置202、表面改質處理裝置203及SiN膜蝕刻裝置204。又,在真空搬送室201之長邊的另一方側,亦相同地經由閘閥G連接有氧化膜蝕刻裝置202、表面改質處理裝置203及SiN膜蝕刻裝置204。真空搬送室201內,係藉由真空泵予以排氣而保持為預定真空度。[An example of a processing system used for implementing the second embodiment] Next, an example of a processing system used in the second embodiment will be described. FIG. 11 is a schematic configuration diagram showing an example of a processing system used in the etching method of the second example of the second embodiment. The
氧化膜蝕刻裝置202,係可構成為藉由COR進行SiO2
膜之蝕刻的COR裝置。又,氧化膜蝕刻裝置202,係亦可為自由基處理裝置。The oxide
又,表面改質處理裝置203,係可構成為以比較高溫來對晶圓W進行熱處理的熱處理裝置。又,亦可為在H2
O氣體氛圍下對晶圓W進行熱處理的H2
O氣體處理裝置。而且,作為表面改質處理裝置203,亦可使用自由基處理裝置等的其他處理裝置。In addition, the surface
SiN膜蝕刻裝置204,係可構成為與第1實施形態中之蝕刻裝置105相同。The SiN
又,在真空搬送室201之短邊的一方側,係經由閘閥G1連接有2個裝載鎖定室205。隔著裝載鎖定室205,在真空搬送室201之相反側,係設置有大氣搬送室206。裝載鎖定室205,係經由閘閥G2,被連接於大氣搬送室206。裝載鎖定室205,係在大氣搬送室206與真空搬送室201之間搬送晶圓W之際,於大氣壓與真空之間進行壓力控制者。In addition, two
在大氣搬送室206之與裝載鎖定室205安裝壁部相反側的壁部,係具有3個載體安裝埠207,該載體安裝埠207,係安裝將FOUP等的複數片晶圓W收容之載體C。又,在大氣搬送室206之側壁,係設置有進行晶圓W之對位的對位腔室208。在大氣搬送室206內,係形成有潔淨空氣之下降流。The wall portion of the
在真空搬送室201內,係設置有2個晶圓搬送機構210。一方之晶圓搬送機構210,係可對被連接於真空搬送室201之長邊之一方側的氧化膜蝕刻裝置202、表面改質處理裝置203及SiN膜蝕刻裝置204和一方之裝載鎖定室205進行晶圓W的搬入搬出,另一方之晶圓搬送機構210,係可對被連接於真空搬送室201之長邊之另一方側的氧化膜蝕刻裝置202、表面改質處理裝置203及SiN膜蝕刻裝置204和另一方之裝載鎖定室205進行晶圓W的搬入搬出。In the
在大氣搬送室206內,係設置有晶圓搬送機構211。搬送機構211,係可對載體C、裝載鎖定室205、對位腔室208搬送晶圓W。Inside the
處理系統200,係又具有控制部212。控制部212,係通常由電腦所構成,具有:主控制部,具有控制處理系統200之各構成部的CPU;輸入裝置(鍵盤、滑鼠等);輸出裝置(印表機等);顯示裝置(顯示器等);及記憶裝置(記憶媒體)。控制部212之主控制部,係例如根據被內建於記憶裝置之記憶媒體或被安裝於記憶裝置之記憶媒體所記憶的處理配方,使處理系統200執行預定動作。The
在像這樣的處理系統200中,係將形成有圖8所示之構成的晶圓收納於複數片載體C內,且搬送至處理系統200。在處理系統200中,係藉由晶圓搬送機構211,將晶圓W從被連接於大氣搬送室206之載體C取出,開啟任一裝載鎖定室205的閘閥G2並將晶圓W搬入至該裝載鎖定室205。在關閉了閘閥GV2後,對裝載鎖定室205內進行真空排氣。In such a
該裝載鎖定室205在成為了預定真空度的時點,開啟閘閥G1,藉由晶圓搬送機構210,將晶圓W從裝載鎖定室205取出,並開啟氧化膜蝕刻裝置202之閘閥G,將晶圓W搬入至氧化膜蝕刻裝置202,進行SiO2
膜之蝕刻。當藉由COR處理進行SiO2
膜之蝕刻的情況下,係由於如上述般地生成AFS,因此,為了使其昇華,而以表面改質處理裝置203或個別設置的熱處理裝置進行加熱處理。或亦可在氧化膜蝕刻裝置202內重複進行蝕刻與加熱處理,且在其中進行AFS之去除。When the
在SiO2
膜之蝕刻結束後,藉由晶圓搬送機構210取出晶圓W,並開啟表面改質處理裝置203之閘閥G,將晶圓W搬入至表面改質處理裝置203,進行表面改質處理。After the etching of the SiO 2 film is completed, the wafer W is taken out by the
在晶圓W之表面改質處理結束後,藉由晶圓搬送機構210取出晶圓,並開啟SiN膜蝕刻裝置204之閘閥G,將晶圓W搬入至SiN膜蝕刻裝置204,進行SiN膜之蝕刻。After the surface modification treatment of the wafer W is completed, the wafer is taken out by the
在SiN膜之蝕刻後,因應所需,藉由表面改質處理裝置203或個別設置的熱處理裝置等,進行蝕刻殘渣的去除。After the SiN film is etched, the etching residues are removed by the surface
其後,開啟裝載鎖定室205之閘閥G1,藉由晶圓搬送機構210,將SiN膜蝕刻後的晶圓W搬入至裝載鎖定室205,並關閉閘閥G1,使裝載鎖定室205內回到大氣壓。其後,開啟閘閥G2,藉由晶圓搬送機構211,使裝載鎖定室205內的晶圓W返回到載體C。After that, the gate valve G1 of the
對於複數個晶圓W同時並行地進行如以上般的處理,完成預定片數之晶圓W的處理。The above-described processes are simultaneously performed on a plurality of wafers W in parallel, and the processing of a predetermined number of wafers W is completed.
其次,說明關於氧化膜蝕刻裝置202及表面改質處理裝置203的一例。另外,由於SiN膜蝕刻裝置204,係與第1實施形態之蝕刻裝置105相同的構成,因此,省略說明。Next, an example of the oxide
[氧化膜蝕刻裝置] 首先,說明關於氧化膜蝕刻裝置202的一例。 圖12,係表示氧化膜蝕刻裝置202之一例的剖面圖。 在本例中,係以藉由COR處理蝕刻SiO2
膜的COR處理裝置為例進行說明。在該情況下,由於裝置之基本構成,係與第1實施形態中之蝕刻裝置105相同,因此,對與圖4相同者賦與相同符號而省略說明。[Oxide Film Etching Apparatus] First, an example of the oxide
在氧化膜蝕刻裝置202中,在蓋構件155及本體157之上部壁157b,係除了貫通至噴頭156的空間159而形成有氣體導入路徑161以外,亦形成有氣體導入路徑162。在氣體導入路徑161,係連接有後述之氣體供給機構143′的HF氣體供給配管171。又,在氣體導入路徑162,係連接有NH3
氣體供給配管191。In the oxide
氣體供給機構143′,係具有供給HF氣體的HF氣體供給源175及供給惰性氣體的惰性氣體供給源176,在該些,係分別連接有HF氣體供給配管171及惰性氣體供給配管172的一端。在HF氣體供給配管171及惰性氣體供給配管172,係設置有流量控制器179。HF氣體供給配管171之另一端,係被連接於氣體導入路徑161。又,惰性氣體供給配管172之另一端,係被連接於HF氣體供給配管171。The gas supply mechanism 143' includes an HF
氣體供給機構143′,係具有供給NH3
氣體的NH3
氣體供給源195及供給惰性氣體的惰性氣體供給源196,在該些,係分別連接有NH3
氣體供給配管191及惰性氣體供給配管192的一端。在NH3
氣體供給配管191及惰性氣體供給配管192,係設置有與流量控制器179相同構成的流量控制器199。NH3
氣體供給配管191之另一端,係被連接於氣體導入路徑162。又,惰性氣體供給配管192之另一端,係被連接於NH3
氣體供給配管191。The gas supply mechanism 143' has an NH 3
因此,HF氣體,係從HF氣體供給源175經由HF氣體供給配管171被供給至噴頭156內,NH3
氣體,係從NH3
氣體供給源195經由NH3
氣體供給配管191被供給至噴頭156內,惰性氣體,係從惰性氣體供給源176及196經由惰性氣體供給配管172及192,分別到達HF氣體供給配管171及NH3
氣體供給配管191並被供給至噴頭156。而且,該些氣體,係從噴頭156之氣體吐出孔162朝向腔室140內的晶圓W吐出。Therefore, the HF gas is supplied into the
HF氣體及NH3 氣體使用作用反應氣體,惰性氣體,係使用作為稀釋氣體及沖洗氣體。藉由將HF氣體及NH3 氣體進行供給或將該些與惰性氣體混合地進行供給的方式,可產生所期望的反應。HF gas and NH 3 gas are used as reactive gas and inert gas, which are used as diluent gas and flushing gas. A desired reaction can be produced by supplying HF gas and NH 3 gas or supplying them in a mixture with an inert gas.
在像這樣的氧化膜蝕刻裝置202中,係例如將形成有圖8所示之構造的晶圓W搬入至腔室140內,並載置於載置台142。而且,將腔室140內之壓力設成較佳為133~400Pa(1~3Torr),將處理溫度設成較佳為10~130℃,將HF氣體流量、NH3
氣體流量及惰性氣體流量皆設成較佳為20~1000sccm且供給該些氣體,並使SiO2
與該些反應而生成AFS。而且,藉由在適當之裝置內加熱晶圓W的方式,去除SiO2
膜。In such an oxide
[表面改質處理裝置] 其次,說明關於表面改質處理裝置203的一例。 圖13,係表示表面改質處理裝置203之一例的剖面圖。 在本例中,作為表面改質處理裝置203,以藉由熱處理去除膜中雜質或副生成物的熱處理裝置為例進行說明。[Surface Modification Treatment Apparatus] Next, an example of the surface
表面改質處理裝置203,係如圖13所示,具有:腔室220,可進行抽真空;及載置台223,在其中載置晶圓W,在載置台223,係埋設有加熱器224,藉由該加熱器224,對被施予SiO2
膜之蝕刻處理後的晶圓W進行加熱,使存在於膜中之雜質或附著於晶圓W表面的副生成物熱分解或揮發而加以去除。在腔室220之側面,係設置有在與真空搬送室201之間搬送晶圓的搬入搬出口234,該搬入搬出口234,係可藉由閘閥G進行開關。在腔室220之側壁上部,係連接有氣體供給路徑225,氣體供給路徑225,係被連接於惰性氣體供給源230。又,在腔室220之底壁,係連接有排氣路徑227,排氣路徑227,係被連接於真空泵233。在氣體供給路徑225,係設置有流量調節閥231,在排氣路徑227,係設置有壓力調整閥232,藉由調整該些閥的方式,使腔室220內成為預定壓力的N2
氣體氛圍,進行熱處理。作為惰性氣體,係可使用N2
氣體或Ar氣體等的稀有氣體。The surface
在像這樣的表面改質處理裝置203中,係藉由SiO2
膜蝕刻,例如將成為了圖10(a)之構造的晶圓W搬入至腔室220內,並載置於載置台223。而且,一面將N2
氣體等的惰性氣體導入至腔室220內而成為預定之減壓氛圍,一面藉由加熱器224,將晶圓W加熱至150~400℃例如250℃。藉此,可使膜中之雜質或附著於晶圓W之NH4
或HF2
等的副生成物熱分解或揮發。 In such a surface
另外,亦可將H2
O蒸氣導入至腔室220內,以較佳為20~100℃,更佳為20~80℃進行反應處理,藉此,使膜中之雜質或附著於晶圓W的副生成物與H2
O反應而加以去除。In addition, H 2 O vapor can also be introduced into the
另外,在本例中,雖係表示了「使用將氧化膜蝕刻裝置202、表面改質處理裝置203及SiN膜蝕刻裝置204連接於真空搬送室201的集群式者作為處理系統200,以in-situ進行SiO2
膜之蝕刻、表面改質處理及SiN膜之蝕刻」的例子,但亦可單獨地使用該些裝置而以ex-situ進行。In addition, in this example, although it is shown as "using a cluster type in which the oxide
又,如上述般,當以濕處理進行表面改質處理的情況下,係可使用圖14所示者作為表面改質處理裝置之一例。如該圖所示般,表面改質處理裝置250,係具有:液處理槽251,儲存液體L而進行處理。晶圓保持構件252所保持之複數個晶圓W可被浸泡於液處理槽251所儲存的液體L。晶圓保持構件252,係具有複數個晶圓保持棒252a,藉由晶圓保持棒252a保持複數個晶圓W。晶圓保持構件252,係可藉由搬送裝置(未圖示)上下移動及水平移動,搬送所保持的複數個晶圓W。Furthermore, as described above, when the surface modification treatment is performed by wet treatment, the one shown in FIG. 14 can be used as an example of the surface modification treatment apparatus. As shown in the figure, the surface
在液處理槽251內,係設置有噴嘴253,在噴嘴253,係連接有液供給配管254。可從液體供給機構255對液供給配管254供給預定液體。In the
在液處理槽251之底部,係連接有排液配管256,可藉由排液機構257,經由排液配管256使液處理槽251內的液體排出。A
作為表面改質處理,當進行液體的H2
O(純水)所致之處理的情況下,係使用純水作為從液體供給機構255供給的液體。又,作為表面改質處理,當進行具有使界面活性劑吸附於晶圓表面的工程與H2
O(純水)所致之濕式洗淨工程之處理的情況下,係可使用純水及界面活性劑作為從液體供給機構255供給的液體並選擇性地供給該些,或將液處理層251準備純水用與界面活性劑用的2種類。As the surface modification treatment, when the treatment by liquid H 2 O (pure water) is performed, pure water is used as the liquid supplied from the
在像這樣所構成的表面改質處理裝置250中,當表面改質處理為液體的H2
O(純水)所致之處理的情況下,係在對液處理槽251內供給純水並儲存的狀態下,藉由將複數片晶圓W浸泡於純水的方式來進行。又,當表面改質處理為具有使界面活性劑吸附於晶圓表面的工程與H2
O(純水)所致之濕式洗淨工程之處理的情況下,係首先,在對液處理槽251內供給界面活性劑並儲存的狀態下,將複數片晶圓W浸泡於界面活性劑,其後,在切換供給至液處理槽251內之液體為純水並儲存純水的狀態下,或對其他液處理槽251內供給純水並儲存的狀態下,將複數片晶圓W浸泡於純水。In the surface
可使用圖15所示者作為以濕處理進行表面改質處理的情況下之表面改質處理裝置的其他例子。如該圖所示般,表面改質處理裝置260,係具有:腔室261;旋轉卡盤262,在腔室261內,可旋轉地保持晶圓W;馬達263,使旋轉卡盤262旋轉;噴嘴264,對被保持於旋轉卡盤262的晶圓W吐出液體;及液體供給機構265,對噴嘴264供給液體。藉由液供給配管266,液體從液體供給機構265被供給至噴嘴264。可從液體供給機構265供給預定液體。As another example of the surface modification treatment apparatus in the case of performing the surface modification treatment by wet processing, the one shown in FIG. 15 can be used. As shown in the figure, the surface
作為表面改質處理,當進行液體的H2
O(純水)所致之處理的情況下,係使用純水作為從液體供給機構265供給的液體。又,作為表面改質處理,當進行具有使界面活性劑吸附於晶圓表面的工程與H2
O(純水)所致之濕式洗淨工程之處理的情況下,係可使用純水及界面活性劑作為從液體供給機構265供給的液體並選擇性地供給該些。As the surface modification treatment, when the treatment by liquid H 2 O (pure water) is performed, pure water is used as the liquid supplied from the
在腔室261內,係設置有用以覆蓋被保持於旋轉卡盤262之晶圓W的罩杯267。在罩杯267之底部,係以朝腔室261之下方延伸的方式,設置有用於排氣及排液的排氣/排液管268。在腔室261之側壁,係設置有用於搬入搬出晶圓W的搬入搬出口269。Inside the
在像這樣所構成的表面改質處理裝置260中,係藉由搬送裝置(未圖示),將一片晶圓W搬入至腔室261內,並裝設於旋轉卡盤262。在該狀態下,一面藉由馬達263使旋轉卡盤262與晶圓一起旋轉,一面從液體供給機構265經由液供給配管266使液體自噴嘴264吐出,並對晶圓W的表面整面供給液體。In the thus configured surface
作為表面改質處理,當進行液體的H2
O(純水)所致之處理的情況下,係藉由從液體供給機構265經由液供給配管266及噴嘴264,將純水供給至旋轉的晶圓W上並使純水擴散於晶圓W之整面的方式來進行。As the surface modification treatment, when the treatment by liquid H 2 O (pure water) is performed, pure water is supplied to the rotating crystal from the
作為表面改質處理,當進行具有使界面活性劑吸附於晶圓表面的工程與H2
O(純水)所致之濕式洗淨工程之處理的情況下,係首先,從液體供給機構265經由液供給配管266及噴嘴264,將界面活性劑供給至旋轉的晶圓W上並使界面活性劑擴散地吸附於晶圓W之整面,其次,切換從液體供給機構265供給之液體為純水,將純水供給至晶圓上而進行濕式洗淨。As the surface modification treatment, when performing a process including a process of adsorbing the surfactant on the wafer surface and a wet cleaning process by H 2 O (pure water), first, the
<實驗例> 其次,說明關於本發明的實驗例。<Experimental example> Next, an experimental example of the present invention will be described.
(實驗例1) 在此,係對於作為SiN膜之藉由使用了二氯矽烷(Si2 H2 Cl2 )氣體及NH3 氣體之CVD而形成的SiN膜及熱氧化膜(SiO2 膜)、多晶矽膜,使用作為蝕刻氣體的HF氣體,使溫度及壓力變化而進行蝕刻。蝕刻之際的條件,係設成為HF氣體之流量:1500sccm、壓力:30Torr(4000Pa)及50Torr(6665Pa)、溫度:50~150℃。(Experimental Example 1) Here, as the SiN film, a SiN film and a thermally oxidized film (SiO 2 film) formed by CVD using a dichlorosilane (Si 2 H 2 Cl 2 ) gas and an NH 3 gas were used. , The polysilicon film is etched by changing the temperature and pressure using HF gas as an etching gas. Conditions at the time of etching were set to flow rate of HF gas: 1500 sccm, pressure: 30 Torr (4000 Pa) and 50 Torr (6665 Pa), and temperature: 50 to 150°C.
圖16,係表示溫度70℃時之壓力與各膜之蝕刻量(nm)和SiN膜相對於熱氧化膜之選擇比及SiN膜相對於多晶矽膜之選擇比之關係的圖。又,圖17,係表示壓力50Torr時之溫度與各膜之蝕刻量(nm)和SiN膜相對於熱氧化膜及多晶矽膜之選擇比之關係的圖。16 is a graph showing the relationship between the pressure at a temperature of 70°C, the etching amount (nm) of each film, the selectivity ratio of SiN film to thermal oxide film, and the selectivity ratio of SiN film to polysilicon film. 17 is a graph showing the relationship between the temperature at a pressure of 50 Torr, the etching amount (nm) of each film, and the selectivity ratio of the SiN film to the thermal oxide film and the polysilicon film.
如圖16所示般,可知:壓力越高,則SiN膜之蝕刻量越增加,且SiN膜相對於熱氧化膜之選擇比及SiN膜相對於多晶矽膜之選擇比越高。又,如圖17所示般,可知:溫度50~120℃之範圍為選擇比的容許範圍,特別是,在70℃中,SiN膜之蝕刻量變多,且SiN膜相對於熱氧化膜之選擇比及SiN膜相對於多晶矽膜之選擇比變高。在壓力50Torr、溫度70℃中,可獲得SiN膜相對於熱氧化膜之選擇比高至15以上、SiN膜相對於多晶矽膜之選擇比高至100以上的值。As shown in FIG. 16 , it can be seen that the higher the pressure, the more the etching amount of the SiN film increases, and the selection ratio of the SiN film to the thermal oxide film and the selection ratio of the SiN film to the polysilicon film are higher. Also, as shown in FIG. 17 , it can be seen that the temperature range of 50 to 120° C. is the allowable range of the selection ratio. In particular, at 70° C., the etching amount of the SiN film increases, and the selection of the SiN film relative to the thermal oxide film is increased. The ratio and the selection ratio of the SiN film to the polysilicon film become high. At a pressure of 50 Torr and a temperature of 70° C., the selectivity ratio of the SiN film to the thermal oxide film was as high as 15 or more, and the selectivity ratio of the SiN film to the polysilicon film was as high as 100 or more.
另外,在圖16及圖17雖未表示,但對於SiGe膜,係表示與多晶矽膜相同的傾向,在壓力50Torr、溫度70℃中,對於SiN膜之SiGe膜的選擇比,亦可獲得100以上之較高的值。In addition, although not shown in FIGS. 16 and 17 , the SiGe film has the same tendency as that of the polysilicon film, and at a pressure of 50 Torr and a temperature of 70° C., the selectivity ratio of the SiGe film to the SiN film can be obtained as 100 or more. the higher value.
(實驗例2) 在此,係對於形成有CVD所致之SiO2 膜的晶圓,首先使用HF氣體及NH3 氣體,以壓力:333Pa(2.5Torr)、溫度:100℃之條件進行SiO2 膜的COR處理後,藉由250℃的加熱處理去除AFS而進行SiO2 膜之蝕刻。其後,就「對於該晶圓直接進行SiN膜蝕刻條件之處理(HF氣體處理+加熱處理)者(樣品1)」、「在進行純水處理後,進行SiN膜蝕刻條件之處理者(樣品2)」、「在進行具有使界面活性劑吸附之工程與H2 O(純水)所致之濕式洗淨工程的處理後,進行SiN膜蝕刻條件之處理者(樣品3)」而言,調查SiO2 膜的表面狀態。(Experimental Example 2) Here, on the wafer on which the SiO 2 film by CVD was formed, first, HF gas and NH 3 gas were used to conduct SiO 2 under the conditions of pressure: 333Pa (2.5 Torr) and temperature: 100°C After the COR treatment of the film, the AFS was removed by heat treatment at 250° C. to perform etching of the SiO 2 film. After that, "the wafer was directly subjected to the SiN film etching conditions (HF gas treatment + heat treatment) (sample 1)", "after the pure water treatment, the SiN film etching conditions were carried out (sample 1)"2)","For the process with the process of adsorbing surfactant and wet cleaning process by H 2 O (pure water), and then performing the process of SiN film etching conditions (sample 3)" , to investigate the surface state of the SiO 2 film.
另外,SiN膜蝕刻條件之處理,係設成為以HF氣體流量:2000sccm、壓力:1333~1995Pa(10~15Torr)、溫度:50~75℃的條件進行氣體處理後,進行250℃之熱處理者。In addition, the SiN film etching conditions were treated by gas treatment under the conditions of HF gas flow rate: 2000 sccm, pressure: 1333 to 1995 Pa (10 to 15 Torr), and temperature: 50 to 75°C, followed by heat treatment at 250°C.
其結果,在樣品1中,雖係在SiO2
膜表面大量產生孔蝕且表面粗糙亦差,但在樣品2中,係SiO2
膜表面之孔蝕的數量減少20%左右,且亦觀察到表面粗糙的改善。又,在樣品3中,係未觀察到SiO2
膜表面之孔蝕且表面粗糙亦被進一步改善。As a result, in
<其他應用> 以上,雖說明了關於本發明之實施形態,但本發明,係不限定於上述實施形態,可在不脫離其要旨的範圍內進行各種變形。<Other applications> As described above, the embodiments of the present invention have been described, but the present invention is not limited to the above-described embodiments, and various modifications can be made within the scope of the gist.
例如,上述實施形態之構造例,係僅為例示,只要是SiN膜與SiO2 、Si、SiGe共存的構造,則可應用。又,關於上述處理系統或個別之裝置的構造亦僅為例示,可藉由各種構成的系統或裝置,實施本發明之蝕刻方法。For example, the structure example of the above-mentioned embodiment is merely an illustration, and it can be applied as long as it is a structure in which a SiN film coexists with SiO 2 , Si, and SiGe. In addition, the structure of the above-mentioned processing system or individual apparatuses is merely an example, and the etching method of the present invention can be implemented by various systems or apparatuses.
11、21、31‧‧‧矽基板12、22a、22b、22c、32‧‧‧Si膜13、23、33‧‧‧SiGe膜14、16、25、35‧‧‧SiO2膜15、26、34‧‧‧SiN膜100、200‧‧‧處理系統105‧‧‧蝕刻裝置202‧‧‧氧化膜蝕刻裝置203、250、260‧‧‧表面改質處理裝置204‧‧‧SiN膜蝕刻裝置W‧‧‧晶圓11, 21, 31‧‧‧
[圖1](a),係表示應用本發明之第1實施形態之蝕刻方法之構造之一例的剖面圖;(b),係表示蝕刻了(a)之構造之SiN膜後之半導體元件的剖面圖。 [圖2](a),係表示應用本發明之第1實施形態之蝕刻方法之構造之其他例的剖面圖;(b),係表示蝕刻了(a)之構造之SiN膜後之半導體元件的剖面圖。 [圖3]表示使用於本發明之第1實施形態之蝕刻方法之處理系統之一例的概略構成圖。 [圖4]表示被搭載於圖3之處理系統之蝕刻裝置的剖面圖。 [圖5]用以說明在藉由HF氣體蝕刻與包含雜質之SiO2 膜相鄰的SiN膜之際,SiO2 膜發生損傷之機制的圖。 [圖6]表示本發明之第2實施形態之蝕刻方法之第1例的流程圖。 [圖7]用以說明使用於表面改質處理之界面活性劑之功能的圖。 [圖8]表示應用本發明之第2實施形態之蝕刻方法之第2例之構造之一例的剖面圖。 [圖9]表示本發明之第2實施形態之蝕刻方法之第2例的流程圖。 [圖10]本發明之第2實施形態之蝕刻方法的第2例中之工程剖面圖;(a),係表示SiO2 膜之蝕刻後的構造;(b),係表示SiN膜之蝕刻(de-footing)後之半導體元件的剖面圖。 [圖11]表示使用於本發明之第2實施形態之第2例之蝕刻方法之處理系統之一例的概略構成圖。 [圖12]表示被搭載於圖11之處理系統之氧化膜蝕刻裝置的剖面圖。 [圖13]表示被搭載於圖11之處理系統之表面改質處理裝置的剖面圖。 [圖14]表示表面改質處理裝置之其他例的剖面圖。 [圖15]表示表面改質處理裝置之另外其他例的剖面圖。 [圖16]表示在實驗例中,以溫度70℃且使壓力變化地蝕刻SiN膜、熱氧化膜、多晶矽膜時之壓力與各膜之蝕刻量(nm)和SiN膜相對於熱氧化膜之選擇比及SiN膜相對於多晶矽膜之選擇比之關係的圖。 [圖17]表示在實驗例中,以壓力50Torr且使溫度變化地蝕刻SiN膜、熱氧化膜、多晶矽膜時之溫度與各膜之蝕刻量(nm)和SiN膜相對於熱氧化膜之選擇比及SiN膜相對於多晶矽膜之選擇比之關係的圖。[FIG. 1] (a) is a sectional view showing an example of a structure to which the etching method according to the first embodiment of the present invention is applied; (b) is a view showing a semiconductor element after etching the SiN film of the structure of (a) Sectional drawing. [FIG. 2] (a) is a sectional view showing another example of the structure to which the etching method according to the first embodiment of the present invention is applied; (b) is a semiconductor element after etching the SiN film of the structure of (a) sectional view. [ Fig. 3] Fig. 3 is a schematic configuration diagram showing an example of a processing system used in the etching method according to the first embodiment of the present invention. [ Fig. 4] Fig. 4 is a cross-sectional view showing an etching apparatus mounted in the processing system of Fig. 3 . [ Fig. 5] Fig. 5 is a diagram for explaining a mechanism of damage to the SiO 2 film when the SiN film adjacent to the SiO 2 film containing impurities is etched by HF gas. 6 is a flowchart showing a first example of the etching method according to the second embodiment of the present invention. [ Fig. 7] Fig. 7 is a diagram for explaining the function of the surfactant used for the surface modification treatment. 8 is a cross-sectional view showing an example of the structure of the second example of the etching method to which the second embodiment of the present invention is applied. 9 is a flowchart showing a second example of the etching method according to the second embodiment of the present invention. Fig. 10 is a sectional view of the process in the second example of the etching method according to the second embodiment of the present invention; (a) shows the structure after etching of the SiO 2 film; (b) shows the etching of the SiN film ( Cross-sectional view of the semiconductor device after de-footing). 11 is a schematic configuration diagram showing an example of a processing system used in the etching method of the second example of the second embodiment of the present invention. 12 is a cross-sectional view showing an oxide film etching apparatus mounted in the processing system of FIG. 11 . [ Fig. 13 ] A cross-sectional view showing a surface modification treatment apparatus mounted in the treatment system of Fig. 11 . [ Fig. 14] Fig. 14 is a cross-sectional view showing another example of the surface modification apparatus. [ Fig. 15] Fig. 15 is a cross-sectional view showing yet another example of the surface modification apparatus. Fig. 16 shows the pressure, the etching amount (nm) of each film, and the difference between the SiN film and the thermal oxide film when the SiN film, the thermally oxidized film, and the polysilicon film are etched at a temperature of 70°C and the pressure is varied in the experimental example. Graph of selectivity ratio and selectivity ratio of SiN film relative to polysilicon film. [Fig. 17] In the experimental example, the temperature and the etching amount (nm) of each film when the SiN film, the thermal oxide film, and the polysilicon film are etched at a pressure of 50 Torr and the temperature is varied, and the selection of the SiN film with respect to the thermal oxide film is shown. Graph showing the relationship between the ratio and the selectivity ratio of SiN film to polysilicon film.
105‧‧‧蝕刻裝置 105‧‧‧Etching device
140‧‧‧腔室 140‧‧‧Chamber
142‧‧‧載置台 142‧‧‧Place
143‧‧‧氣體供給機構 143‧‧‧Gas supply mechanism
144‧‧‧排氣機構 144‧‧‧Exhaust mechanism
151‧‧‧腔室本體 151‧‧‧Chamber body
151a‧‧‧側壁部 151a‧‧‧Sidewall
151b‧‧‧底部 151b‧‧‧Bottom
152‧‧‧蓋部 152‧‧‧Cover
153‧‧‧搬入搬出口 153‧‧‧Moving in and out
154‧‧‧閘閥 154‧‧‧Gate Valve
155‧‧‧蓋構件 155‧‧‧Cover components
156‧‧‧噴頭 156‧‧‧Sprinkler
157‧‧‧本體 157‧‧‧Ontology
157a‧‧‧側壁 157a‧‧‧Sidewall
157b‧‧‧上部壁 157b‧‧‧Upper wall
158‧‧‧噴淋板 158‧‧‧Sprinkler panels
159‧‧‧空間 159‧‧‧Space
161‧‧‧氣體導入路徑 161‧‧‧Gas introduction path
162‧‧‧氣體吐出孔 162‧‧‧Gas discharge hole
165‧‧‧溫度調節器 165‧‧‧Temperature Regulators
171‧‧‧氣體供給配管 171‧‧‧Gas supply piping
172‧‧‧惰性氣體供給配管 172‧‧‧Inert gas supply piping
175‧‧‧HF氣體供給源 175‧‧‧HF gas supply source
176‧‧‧惰性氣體供給源 176‧‧‧Inert gas supply source
179‧‧‧流量控制器 179‧‧‧Flow Controller
181‧‧‧排氣口 181‧‧‧Exhaust
182‧‧‧排氣配管 182‧‧‧Exhaust piping
183‧‧‧自動壓力控制閥(APC) 183‧‧‧Automatic Pressure Control Valve (APC)
184‧‧‧真空泵 184‧‧‧Vacuum Pumps
186a‧‧‧電容式壓力計 186a‧‧‧Capacitance Manometer
186b‧‧‧電容式壓力計 186b‧‧‧Capacitance Manometer
W‧‧‧晶圓 W‧‧‧Wafer
Claims (14)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017106743 | 2017-05-30 | ||
JP2017-106743 | 2017-05-30 | ||
JP2017-162179 | 2017-08-25 | ||
JP2017162179A JP7109165B2 (en) | 2017-05-30 | 2017-08-25 | Etching method |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201907473A TW201907473A (en) | 2019-02-16 |
TWI756425B true TWI756425B (en) | 2022-03-01 |
Family
ID=64454623
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW107116536A TWI756425B (en) | 2017-05-30 | 2018-05-16 | Etching method |
Country Status (2)
Country | Link |
---|---|
TW (1) | TWI756425B (en) |
WO (1) | WO2018220973A1 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6960953B2 (en) * | 2019-03-20 | 2021-11-05 | 株式会社Kokusai Electric | Semiconductor device manufacturing methods, substrate processing methods, substrate processing equipment, and programs |
JP7345334B2 (en) * | 2019-09-18 | 2023-09-15 | 東京エレクトロン株式会社 | Etching method and substrate processing system |
JP7349861B2 (en) * | 2019-09-24 | 2023-09-25 | 東京エレクトロン株式会社 | Etching methods, damaged layer removal methods, and storage media |
JP2021153141A (en) * | 2020-03-24 | 2021-09-30 | 東京エレクトロン株式会社 | Method for processing substrate and substrate processing device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050061768A1 (en) * | 2003-09-18 | 2005-03-24 | Janos Fucsko | Methods of etching silicon nitride substantially selectively relative to an oxide of aluminum and methods of forming trench isolation within a semiconductor substrate |
US20100197143A1 (en) * | 2009-02-03 | 2010-08-05 | Tokyo Electron Limited | Dry etching method for silicon nitride film |
JP2014197603A (en) * | 2013-03-29 | 2014-10-16 | 東京エレクトロン株式会社 | Etching method |
TW201612976A (en) * | 2014-06-27 | 2016-04-01 | Tokyo Electron Ltd | Etching method and storage medium |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003347279A (en) * | 2002-05-24 | 2003-12-05 | Renesas Technology Corp | Method for manufacturing semiconductor device |
JP4933789B2 (en) * | 2006-02-13 | 2012-05-16 | 東京エレクトロン株式会社 | Substrate processing apparatus, substrate processing method, and storage medium |
JP2012089805A (en) * | 2010-10-22 | 2012-05-10 | Toshiba Corp | Etching device and etching method |
JP2012119539A (en) * | 2010-12-01 | 2012-06-21 | Ulvac Japan Ltd | Radical cleaning method and radical cleaning device |
JP5567087B2 (en) * | 2012-09-20 | 2014-08-06 | 株式会社東芝 | Manufacturing method of semiconductor device |
-
2018
- 2018-03-28 WO PCT/JP2018/012689 patent/WO2018220973A1/en active Application Filing
- 2018-05-16 TW TW107116536A patent/TWI756425B/en active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050061768A1 (en) * | 2003-09-18 | 2005-03-24 | Janos Fucsko | Methods of etching silicon nitride substantially selectively relative to an oxide of aluminum and methods of forming trench isolation within a semiconductor substrate |
US20100197143A1 (en) * | 2009-02-03 | 2010-08-05 | Tokyo Electron Limited | Dry etching method for silicon nitride film |
JP2014197603A (en) * | 2013-03-29 | 2014-10-16 | 東京エレクトロン株式会社 | Etching method |
TW201612976A (en) * | 2014-06-27 | 2016-04-01 | Tokyo Electron Ltd | Etching method and storage medium |
Also Published As
Publication number | Publication date |
---|---|
WO2018220973A1 (en) | 2018-12-06 |
TW201907473A (en) | 2019-02-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR102181910B1 (en) | Etching method and residue removal method | |
JP7109165B2 (en) | Etching method | |
TWI648791B (en) | Etching method | |
KR102629835B1 (en) | Substrate processing apparatus | |
TWI756425B (en) | Etching method | |
TWI815898B (en) | Etching method and etching device | |
KR101974715B1 (en) | Oxide film removing method, oxide film removing apparatus, contact forming method, and contact forming system | |
KR101802595B1 (en) | Etching method and storage medium | |
KR101802580B1 (en) | Etching method and storage medium | |
TWI608536B (en) | Etching method and memory medium | |
CN110942985A (en) | Etching method, etching apparatus, and storage medium | |
JP7513775B2 (en) | Substrate Processing System | |
KR101678266B1 (en) | Device for producing and method for producing semiconductor device | |
TW201941283A (en) | Etching method | |
KR20180116327A (en) | Substrate processing method | |
TWI850239B (en) | Etching method and etching device | |
CN109891555B (en) | Low temperature epitaxial layer forming method | |
TW202113966A (en) | Etching method and apparatus |