TWI740227B - Methods, apparatus, and system for high-bandwidth on-mold antennas - Google Patents

Methods, apparatus, and system for high-bandwidth on-mold antennas Download PDF

Info

Publication number
TWI740227B
TWI740227B TW108136394A TW108136394A TWI740227B TW I740227 B TWI740227 B TW I740227B TW 108136394 A TW108136394 A TW 108136394A TW 108136394 A TW108136394 A TW 108136394A TW I740227 B TWI740227 B TW I740227B
Authority
TW
Taiwan
Prior art keywords
mold
semiconductor device
polymer layer
semiconductor
antenna
Prior art date
Application number
TW108136394A
Other languages
Chinese (zh)
Other versions
TW202038413A (en
Inventor
薩基布 比恩 哈利姆
卡薩爾 拉希姆
馬塞爾 維蘭
Original Assignee
美商格芯(美國)集成電路科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 美商格芯(美國)集成電路科技有限公司 filed Critical 美商格芯(美國)集成電路科技有限公司
Publication of TW202038413A publication Critical patent/TW202038413A/en
Application granted granted Critical
Publication of TWI740227B publication Critical patent/TWI740227B/en

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/38Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
    • H04B1/40Circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135Double encapsulation or coating and encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481Internal lead connections, e.g. via connections, feedthrough structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/552Protection against radiation, e.g. light or electromagnetic waves
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/66High-frequency adaptations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68345Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68359Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64Impedance arrangements
    • H01L2223/66High-frequency adaptations
    • H01L2223/6661High-frequency adaptations for passive devices
    • H01L2223/6677High-frequency adaptations for passive devices for antenna, e.g. antenna included within housing of semiconductor device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/13124Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Health & Medical Sciences (AREA)
  • Electromagnetism (AREA)
  • Toxicology (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Variable-Direction Aerials And Aerial Arrays (AREA)

Abstract

A semiconductor device comprising an on-mold antenna for transmitting and/or receiving a millimeter-wave radio frequency signal is provided. The semiconductor device includes a semiconductor layer; a polymer layer proximal to the semiconductor layer; a mold proximal to the polymer layer; a plurality of nodes proximal to the semiconductor layer and distal to the polymer layer; an antenna disposed on the mold; and a conductive element providing electrical communication between the antenna and a first node. The mold may be from 500 μm to 1000 μm thick, such as from 750 μm to 800 μm thick, such as about 775 μm.

Description

用於高頻寬模上天線之方法、設備及系統 Method, equipment and system for antenna on high frequency and wide mode

本發明大體有關於精密半導體裝置的製造,且更特別的是,有關於提供用於半導體裝置之射頻(RF)天線的各種方法及系統。 The present invention generally relates to the manufacture of precision semiconductor devices, and more particularly, it relates to various methods and systems for providing radio frequency (RF) antennas for semiconductor devices.

製造工業的技術爆發已促成許多新穎且創新之產品製程。所謂毫米波(mm-wave)應用包括基於電磁光譜頻率範圍在約30吉赫茲(GHz)至約300GHz之間之射頻波段運作的裝置。有些應用,例如5G通訊及物聯網(IoT)的應用,可在30GHz以下的頻率運作,例如約28GHz。毫米波射頻波有在約1毫米(mm)至約10毫米之間的波長,其對應至30GHz至約300GHz的射頻。此頻率的頻帶有時被稱為極高頻(EHF)頻帶範圍。 The technological explosion of the manufacturing industry has led to many novel and innovative product processes. The so-called millimeter wave (mm-wave) applications include devices based on the radio frequency band operating in the electromagnetic spectrum frequency range between about 30 gigahertz (GHz) and about 300 GHz. Some applications, such as 5G communications and Internet of Things (IoT) applications, can operate at frequencies below 30 GHz, such as about 28 GHz. The millimeter-wave radio frequency wave has a wavelength between about 1 millimeter (mm) and about 10 millimeters, which corresponds to a radio frequency of 30 GHz to about 300 GHz. This frequency band is sometimes referred to as the extremely high frequency (EHF) band range.

在實現5G及IoT應用時,在設計這些應用的電路時會產生許多挑戰。EHF應用要求無不連續性、低損失的傳送路徑。彼等也受益於與其他組件緊密整合的天線。不過,天線與其他組件的緊密整合通常導致低天線頻寬。典型的晶粒上(on-die)天線有約30%的效率以及約3dBi的增益。 When implementing 5G and IoT applications, many challenges arise when designing circuits for these applications. EHF applications require a transmission path with no discontinuity and low loss. They also benefit from antennas that are tightly integrated with other components. However, the tight integration of the antenna with other components usually results in a low antenna bandwidth. A typical on-die antenna has an efficiency of about 30% and a gain of about 3dBi.

本發明可應付及/或至少減少上述之一或多個問題。 The present invention can cope with and/or at least reduce one or more of the above-mentioned problems.

以下提出本發明的簡化概要以提供本揭示內容之一些方面的基本理解。此概要並非本發明的窮舉式總覽。它不是旨在鑒定本發明的關鍵或重要元件或者是敘述本發明的範疇。唯一的目的是要以簡要的形式提出一些概念作為以下更詳細之說明的前言。 The following presents a simplified summary of the present invention to provide a basic understanding of some aspects of the present disclosure. This summary is not an exhaustive overview of the invention. It is not intended to identify key or important elements of the invention or to describe the scope of the invention. The sole purpose is to present some concepts in a brief form as a prelude to the more detailed description below.

在一具體實施例中,本發明係有關於一種半導體裝置,其包括:半導體層,包括第一表面與第二表面;聚合物層,包括第一表面及第二表面,其中,該聚合物層之該第一表面靠近該半導體層之該第二表面;模具,包含第一表面及第二表面,其中,該模具之該第一表面靠近該聚合物層之該第二表面;複數個節點,靠近該半導體層之該第一表面設置;天線,設置於該模具之該第二表面上;第一傳導元件,提供在至少一第一節點與該天線之間之電性通訊;接地元件,設置於該聚合物層中或於該聚合物層之該第二表面上;以及第二傳導元件,提供在至少一第二節點與該接地元件之間之電性通訊。 In a specific embodiment, the present invention relates to a semiconductor device, which includes: a semiconductor layer including a first surface and a second surface; a polymer layer including a first surface and a second surface, wherein the polymer layer The first surface is close to the second surface of the semiconductor layer; the mold includes a first surface and a second surface, wherein the first surface of the mold is close to the second surface of the polymer layer; a plurality of nodes, Disposed near the first surface of the semiconductor layer; antenna disposed on the second surface of the mold; first conductive element providing electrical communication between at least one first node and the antenna; grounding element disposed In the polymer layer or on the second surface of the polymer layer; and a second conductive element providing electrical communication between at least one second node and the ground element.

在一具體實施例中,本發明係有關於一種設備,其包括複數個半導體裝置,其中,各半導體裝置為一上述者,且其中,該等半導體裝置的第一子集經配置為接收器天線陣列,該等半導體裝置的第二子集經配置為傳送器天線陣列,或二者。 In a specific embodiment, the present invention relates to a device including a plurality of semiconductor devices, wherein each semiconductor device is one of the foregoing, and wherein a first subset of the semiconductor devices is configured as a receiver antenna Array, the second subset of the semiconductor devices is configured as a transmitter antenna array, or both.

在一具體實施例中,本發明係有關於一種方法,其包括:形成包含第一表面及第二表面的半導體層;形成包括第一表面及第二表面的聚合物層,其中,該聚合物層之該第一表面靠近該半導體層之該第二表面; 形成包括第一表面及第二表面的模具,其中,該模具之該第一表面靠近該聚合物層之該第二表面;形成靠近該半導體層之該第一表面設置的複數個節點;形成設置於該模具之該第二表面上的天線;形成提供在至少一第一節點與該天線之間之電性通訊的第一傳導元件;形成設置於該聚合物層中或於該聚合物層之該第二表面上的接地元件;以及形成提供在至少一第二節點與該接地元件之間之電性通訊的第二傳導元件。 In a specific embodiment, the present invention relates to a method including: forming a semiconductor layer including a first surface and a second surface; forming a polymer layer including the first surface and the second surface, wherein the polymer The first surface of the layer is close to the second surface of the semiconductor layer; Forming a mold including a first surface and a second surface, wherein the first surface of the mold is close to the second surface of the polymer layer; forming a plurality of nodes disposed close to the first surface of the semiconductor layer; forming a setting An antenna on the second surface of the mold; forming a first conductive element that provides electrical communication between at least one first node and the antenna; forming a first conductive element disposed in the polymer layer or on the polymer layer A ground element on the second surface; and a second conductive element that provides electrical communication between at least one second node and the ground element.

然而不受限於理論,本發明的半導體裝置及設備在約28GHz的工作頻率可具有約15-30%的頻寬。 However, without being limited to theory, the semiconductor device and equipment of the present invention may have a bandwidth of about 15-30% at an operating frequency of about 28 GHz.

100:系統、通訊裝置 100: System, communication device

110:毫米波裝置、通訊裝置 110: Millimeter wave device, communication device

120:通訊前端單元、通訊單元 120: Communication front-end unit, communication unit

130:天線單元 130: antenna unit

140:控制器單元 140: Controller unit

150:訊號處理單元 150: signal processing unit

170:資料庫 170: database

180:馬達控制器 180: motor controller

210:記憶體單元 210: memory unit

212:RAM 212: RAM

214:非揮發性記憶體 214: Non-volatile memory

220:邏輯單元 220: Logic Unit

230:處理器單元 230: processor unit

310:訊號產生單元 310: signal generating unit

320:傳送器單元、傳送單元 320: conveyor unit, conveyor unit

330:接收器單元 330: receiver unit

340:訊號處理單元 340: signal processing unit

410a-410n:傳送器 410a-410n: teleporter

510a-510n:接收器 510a-510n: receiver

610:類比濾波器單元 610: analog filter unit

620:A/D轉換器 620: A/D converter

630:DSP單元 630: DSP unit

640:記憶體 640: memory

710:傳送天線、傳送器天線 710: Transmission antenna, transmitter antenna

715:傳送天線部分、傳送器天線部分 715: Transmission antenna part, transmitter antenna part

720:接收天線、接收器天線 720: receiving antenna, receiver antenna

725:接收天線部分、接收器天線部分 725: receiving antenna part, receiver antenna part

730:第一設備 730: first device

731:第二設備 731: second device

735:半導體裝置 735: semiconductor device

736:半導體裝置 736: Semiconductor Device

910:半導體層、晶片 910: semiconductor layer, wafer

912:第一表面 912: first surface

914:第二表面 914: second surface

920:聚合物層 920: polymer layer

921:第一聚合物次層 921: The first polymer sublayer

922:第一表面 922: first surface

923:第二聚合物次層 923: second polymer sublayer

924:第二表面 924: second surface

925:第二聚合物層 925: second polymer layer

930:模具 930: Mould

932:第一表面 932: first surface

934:第二表面 934: second surface

942:節點、第二節點 942: node, second node

944:節點、第一節點 944: node, first node

946:節點、第三節點 946: node, third node

950:天線 950: Antenna

961:第一傳導次層 961: first conduction sublayer

962:第一傳導元件 962: first conductive element

963:第二傳導次層 963: second conduction sublayer

964:第二傳導元件 964: second conductive element

965:通孔條 965: Through Hole Strip

966:第三傳導元件 966: third conductive element

970:接地元件 970: Grounding element

980:射頻(RF)濾波器 980: Radio Frequency (RF) Filter

990:氧化物層 990: oxide layer

995:第二氧化物層 995: second oxide layer

1026:犧牲載體層 1026: Sacrificial carrier layer

1111:溝槽 1111: groove

1427:位置 1427: location

1567:位置 1567: location

1867:通孔開孔 1867: Through hole opening

2162:第一傳導元件 2162: The first conductive element

2250:天線 2250: Antenna

2270:接地元件、第二接地元件 2270: Grounding element, second grounding element

2275:通孔籠 2275: Through hole cage

2277:環狀物 2277: Ring

2363:第二傳導次層 2363: second conduction sublayer

2667:通孔開孔 2667: Through hole opening

2900:方法 2900: method

2910-2991:步驟 2910-2991: steps

3000:系統 3000: System

3010:半導體裝置加工系統、加工系統 3010: Semiconductor device processing system, processing system

3015:積體電路/裝置、物件 3015: Integrated circuit/device, object

3016:度量衡工具 3016: Weights and Measures Tools

3020:加工控制器 3020: Processing Controller

3040:積體電路設計單元 3040: Integrated Circuit Design Unit

3050:搬運機構 3050: handling mechanism

本發明可藉由參考以下結合附圖的說明了解,其中類似的元件以相同的元件符號表示,且其中: The present invention can be understood by referring to the following description in conjunction with the accompanying drawings, in which similar components are represented by the same component symbols, and among them:

第1圖根據本文數個具體實施例圖示代表通訊系統的非寫實方塊圖; Figure 1 illustrates a non-realistic block diagram representing a communication system according to several specific embodiments in this document;

第2圖根據本文數個具體實施例圖示描繪控制器單元140的非寫實方塊圖; Figure 2 illustrates a non-realistic block diagram of the controller unit 140 according to several specific embodiments herein;

第3圖根據本文數個具體實施例圖示描繪第1圖之通訊前端單元的非寫實方塊圖; Figure 3 illustrates a non-realistic block diagram of the communication front-end unit of Figure 1 according to several specific embodiments in this document;

第4圖根據本文數個具體實施例圖示第3圖之傳送器單元的非寫實方塊圖; Fig. 4 illustrates a non-realistic block diagram of the transmitter unit of Fig. 3 according to several specific embodiments herein;

第5圖根據本文數個具體實施例圖示第3圖之接收器單元的非寫實方塊圖; Fig. 5 illustrates a non-realistic block diagram of the receiver unit of Fig. 3 according to several specific embodiments herein;

第6圖根據本文數個具體實施例圖示描繪第1圖之訊號處理單元的非寫實方塊圖; Fig. 6 illustrates a non-realistic block diagram of the signal processing unit of Fig. 1 according to several specific embodiments herein;

第7圖根據本文數個具體實施例描繪第1圖之天線單元的非寫實方塊圖; Fig. 7 depicts a non-realistic block diagram of the antenna unit of Fig. 1 according to several specific embodiments herein;

第8圖根據本文之一具體實施例圖示包含各自包括天線之複數個半導體裝置的第一設備的非寫實遠視平面圖; FIG. 8 illustrates a non-realistic far view plan view of a first device including a plurality of semiconductor devices each including an antenna according to a specific embodiment of this document;

第9圖根據本文數個具體實施例圖示描繪於第8圖的半導體裝置的非寫實X切面剖視圖; Fig. 9 illustrates a non-realistic X-sectional cross-sectional view of the semiconductor device depicted in Fig. 8 according to several specific embodiments herein;

第10圖根據第一具體實施例圖示第8圖至第9圖之半導體裝置在第一製造階段之後的非寫實X切面剖視圖; FIG. 10 illustrates a non-realistic X-sectional cross-sectional view of the semiconductor device in FIGS. 8 to 9 after the first manufacturing stage according to the first specific embodiment;

第11圖根據第一具體實施例圖示第8圖至第10圖之半導體裝置在第二製造階段之後的非寫實X切面剖視圖; FIG. 11 illustrates a non-realistic X-sectional cross-sectional view of the semiconductor device in FIG. 8 to FIG. 10 after the second manufacturing stage according to the first specific embodiment;

第12圖根據第一具體實施例圖示第8圖至第11圖之半導體裝置在第三製造階段之後的非寫實X切面剖視圖; FIG. 12 illustrates a non-realistic X-sectional cross-sectional view of the semiconductor device in FIG. 8 to FIG. 11 after the third manufacturing stage according to the first specific embodiment;

第13圖根據第一具體實施例圖示第8圖至第12圖之半導體裝置在第四製造階段之後的的非寫實X切面剖視圖; FIG. 13 illustrates a non-realistic X-sectional cross-sectional view of the semiconductor device in FIG. 8 to FIG. 12 after the fourth manufacturing stage according to the first specific embodiment;

第14圖根據第一具體實施例圖示第8圖至第13圖之半導體裝置在第五製造階段之後的非寫實X切面剖視圖; FIG. 14 illustrates a non-realistic X-sectional cross-sectional view of the semiconductor device in FIG. 8 to FIG. 13 after the fifth manufacturing stage according to the first specific embodiment;

第15圖根據第一具體實施例圖示第8圖至第14圖之半導體裝置在第六製造階段之後的非寫實X切面剖視圖; FIG. 15 illustrates a non-realistic X-section cross-sectional view of the semiconductor device in FIG. 8 to FIG. 14 after the sixth manufacturing stage according to the first specific embodiment;

第16圖根據第一具體實施例圖示第8圖至第15圖之半導體裝置在第七製造階段之後的非寫實X切面剖視圖; FIG. 16 illustrates a non-realistic X-sectional cross-sectional view of the semiconductor device in FIG. 8 to FIG. 15 after the seventh manufacturing stage according to the first specific embodiment;

第17圖根據第一具體實施例圖示第8圖至第16圖之半導體裝置在第八製造階段之後的非寫實X切面剖視圖; FIG. 17 illustrates a non-realistic X-sectional cross-sectional view of the semiconductor device in FIG. 8 to FIG. 16 after the eighth manufacturing stage according to the first specific embodiment;

第18圖根據第一具體實施例圖示第8圖至第17圖之半導體裝置在第九製造階段之後的非寫實X切面剖視圖; FIG. 18 illustrates a non-realistic X-sectional cross-sectional view of the semiconductor device in FIG. 8 to FIG. 17 after the ninth manufacturing stage according to the first embodiment;

第19圖根據第一具體實施例圖示第8圖至第18圖之半導體裝置在第十製造階段之後的非寫實X切面剖視圖; FIG. 19 illustrates a non-realistic X-sectional cross-sectional view of the semiconductor device in FIG. 8 to FIG. 18 after the tenth manufacturing stage according to the first specific embodiment;

第20圖根據第一具體實施例圖示第8圖至第19圖之半導體裝置在第十一製造階段之後的非寫實X切面剖視圖; FIG. 20 illustrates a non-realistic X-sectional cross-sectional view of the semiconductor device in FIG. 8 to FIG. 19 after the eleventh manufacturing stage according to the first embodiment;

第21圖根據本文之第二具體實施例圖示包括各自含有天線之複數個半導體裝置的第二設備的非寫實遠視平面圖; FIG. 21 illustrates a non-realistic far view plan view of a second device including a plurality of semiconductor devices each containing an antenna according to the second specific embodiment of this document;

第22圖根據本文數個具體實施例圖示描繪於第21圖之半導體裝置的非寫實X切面剖視圖; FIG. 22 illustrates a non-realistic X-sectional cross-sectional view of the semiconductor device depicted in FIG. 21 according to several specific embodiments herein;

第23圖根據第二具體實施例圖示第21圖至第22圖之半導體裝置在第一製造階段之後的非寫實X切面剖視圖; FIG. 23 illustrates a non-realistic X-sectional cross-sectional view of the semiconductor device in FIG. 21 to FIG. 22 after the first manufacturing stage according to the second embodiment;

第24圖根據第二具體實施例圖示第21圖至第23圖之半導體裝置在第二製造階段之後的非寫實X切面剖視圖; FIG. 24 illustrates a non-realistic X-sectional cross-sectional view of the semiconductor device in FIG. 21 to FIG. 23 after the second manufacturing stage according to the second embodiment;

第25圖根據第二具體實施例圖示第21圖至第24圖之半導體裝置在第三製造階段之後的非寫實X切面剖視圖; FIG. 25 illustrates a non-realistic X-sectional cross-sectional view of the semiconductor device in FIG. 21 to FIG. 24 after the third manufacturing stage according to the second embodiment;

第26圖根據第二具體實施例圖示第21圖至第25圖之半導體裝置在第四製造階段之後的非寫實X切面剖視圖; FIG. 26 illustrates a non-realistic X-sectional cross-sectional view of the semiconductor device in FIG. 21 to FIG. 25 after the fourth manufacturing stage according to the second embodiment;

第27圖根據第二具體實施例圖示第21圖至第26圖之半導體裝置在第五製造階段之後的非寫實X切面剖視圖; FIG. 27 illustrates a non-realistic X-sectional cross-sectional view of the semiconductor device in FIG. 21 to FIG. 26 after the fifth manufacturing stage according to the second embodiment;

第28圖根據第二具體實施例圖示第21圖至第27圖之半導體裝置在第六製造階段之後的非寫實X切面剖視圖; FIG. 28 illustrates a non-realistic X-sectional cross-sectional view of the semiconductor device in FIG. 21 to FIG. 27 after the sixth manufacturing stage according to the second embodiment;

第29圖根據本文數個具體實施例提供描繪用於製造半導體裝置之方法的流程圖;以及 Figure 29 provides a flowchart depicting a method for manufacturing a semiconductor device according to several specific embodiments herein; and

第30圖根據本文數個具體實施例圖示用於製造半導體裝置之系統的非寫實繪圖。 FIG. 30 illustrates a non-realistic drawing of a system for manufacturing a semiconductor device according to several specific embodiments herein.

儘管本文揭露的專利標的容易做成各種修改及替代形式,本文仍以附圖為例圖示本發明的幾個特定具體實施例且詳述於本文。不過,應瞭解本文所描述的特定具體實施例並非旨在把本發明限定於本文所揭示的特定形式,反而是,為了涵蓋落在如隨附申請專利範圍所界定之本發明之精神及範疇內的所有修改、等效及替代性陳述。 Although the patented subject matter disclosed herein is easy to make various modifications and alternative forms, this article still uses the accompanying drawings as an example to illustrate several specific embodiments of the present invention and are described in detail herein. However, it should be understood that the specific embodiments described herein are not intended to limit the present invention to the specific forms disclosed herein, but to cover the spirit and scope of the present invention as defined by the scope of the appended application. All modifications, equivalents and alternative statements of.

以下描述本發明的各種例示性具體實施例。為了清楚說明,本發明說明書並未描述實際具體實作的所有特徵。當然,應瞭解,在開發任一此類的實際具體實施例時,必需做許多與具體實作有關的決策以達成開發人員的特定目標,例如遵循與系統相關及商務有關的限制,這些都會隨著每一個具體實作而有所不同。此外,應瞭解,此類開發工作可能複雜又花時間,但是對於本技術領域一般技術人員來說係為在閱讀本發明後即可承擔的例行工作。 Various exemplary specific embodiments of the present invention are described below. For clarity, the specification of the present invention does not describe all the features of the actual implementation. Of course, it should be understood that when developing any such actual specific embodiment, many decisions related to the specific implementation must be made to achieve the specific goals of the developer, such as complying with system-related and business-related restrictions. It is different for each specific implementation. In addition, it should be understood that such development work may be complicated and time-consuming, but for those skilled in the art, it is a routine work that can be undertaken after reading the present invention.

本發明標的此時將參照附圖來描述。附圖中示意圖示的各種結構、系統及裝置係僅供解釋以及避免被熟諳此藝者所習知的細節混淆本 發明。儘管如此,附圖仍被納入以描述及解釋本發明的例示性實施例。使用於本文的字彙及片語應使用與相關技藝技術人員所熟悉之意思一致的方式理解及解釋。本文沒有特別定義的術語或片語(亦即,與熟諳此藝者所理解之普通慣用意思不同的定義)旨在用術語或片語的一致用法來說明。如果術語或片語旨在具有特定的意思時(亦即,不同於熟諳此藝者所理解的意思),則會清楚地陳述在本發明說明書中以直接明白的方式為該術語或片語提供特定定義。 The subject of the present invention will now be described with reference to the accompanying drawings. The various structures, systems and devices schematically shown in the drawings are for explanation purposes only and to avoid confusion with the details that are familiar to those who are familiar with the art. invention. Nonetheless, the drawings are included to describe and explain exemplary embodiments of the present invention. The vocabulary and phrases used in this article should be understood and explained in a manner consistent with the meaning familiar to the relevant art and technical personnel. Terms or phrases not specifically defined herein (that is, definitions that are different from the common and usual meaning understood by those familiar with the art) are intended to be explained by consistent usage of the terms or phrases. If a term or phrase is intended to have a specific meaning (that is, different from the meaning understood by those familiar with the art), it will be clearly stated that the term or phrase is provided in a straightforward manner in the specification of the present invention Specific definition.

本文的具體實施例可用於在封裝中有改良頻寬的射頻(RF)及毫米波整合天線二者。 The specific embodiments herein can be used for both radio frequency (RF) and millimeter wave integrated antennas with improved bandwidth in the package.

為了便於圖解說明,本文的具體實施例係在通訊裝置的背景下描繪,不過,熟諳此藝者應瞭解,揭露於本文的概念可實現於其他類型的裝置,例如高速通訊裝置、網路裝置等等。此時請看第1圖,其係根據本文數個具體實施例圖示通訊系統的非寫實方塊圖。 For ease of illustration, the specific embodiments of this document are described in the context of a communication device. However, those familiar with the art should understand that the concepts disclosed in this document can be implemented in other types of devices, such as high-speed communication devices, network devices, etc. Wait. At this time, please refer to Figure 1, which is a non-realistic block diagram of a communication system according to several specific embodiments in this document.

系統100可包括毫米波裝置110、資料庫170及馬達控制器180。毫米波裝置110可為雷達裝置、無線通訊裝置、資料網路裝置、視頻裝置或其類似者。為了圖解說明和清楚及便於描述,毫米波裝置110是在通訊應用的背景下描述。因此,毫米波裝置110在以下可能常被稱為通訊裝置110。不過,受益於本發明內容的熟諳此藝者應瞭解,描述於本文的概念可應用於各種類型的毫米波應用,包括使用雷達訊號的車輛應用、無線網路應用、資料網路應用、影音應用等等。 The system 100 may include a millimeter wave device 110, a database 170, and a motor controller 180. The millimeter wave device 110 may be a radar device, a wireless communication device, a data network device, a video device, or the like. For illustration, clarity and ease of description, the millimeter wave device 110 is described in the context of communication applications. Therefore, the millimeter wave device 110 may often be referred to as the communication device 110 in the following. However, those skilled in the art who benefit from the content of the present invention should understand that the concepts described in this article can be applied to various types of millimeter wave applications, including vehicle applications that use radar signals, wireless network applications, data network applications, and audio-visual applications. and many more.

通訊裝置110能夠傳送通訊訊號及/或接收通訊訊號。 The communication device 110 can transmit communication signals and/or receive communication signals.

通訊裝置110可包括通訊前端單元120、天線單元130、控制器單元140及訊號處理單元150。通訊前端單元120可包含複數個組件、電路、及/或模組,且能夠送出、接收及/或處理通訊訊號。在一具體實施例中,通訊裝置110可包含在單一積體電路(IC)晶片中。在一些具體實施例中,通訊裝置110可形成於位在單一IC晶片上的複數個積體電路上。在其他具體實施例中,通訊裝置110可形成於包裹在IC晶片中的單一積體電路上。在一些實例中,通訊前端單元120可簡稱為通訊單元120。 The communication device 110 may include a communication front-end unit 120, an antenna unit 130, a controller unit 140, and a signal processing unit 150. The communication front-end unit 120 may include a plurality of components, circuits, and/or modules, and can send, receive, and/or process communication signals. In a specific embodiment, the communication device 110 may be included in a single integrated circuit (IC) chip. In some embodiments, the communication device 110 may be formed on a plurality of integrated circuits on a single IC chip. In other embodiments, the communication device 110 may be formed on a single integrated circuit wrapped in an IC chip. In some examples, the communication front-end unit 120 may be referred to as the communication unit 120 for short.

通訊前端單元120能夠提供通訊訊號。在一具體實施例中,由通訊裝置110處理之通訊訊號的頻率範圍可在約10GHz至約90GHz之間。通訊前端單元120能夠產生在預定頻率範圍內的通訊訊號。裝置110可處理用於各種通訊應用的網路通訊,例如封包資料網路通訊、無線(例如,蜂巢式通訊、IEEE 802.11ad WiGig技術等等)、資料通訊等等。揭露於本文的在通訊應用背景下的概念也可用於其他類型的應用,例如雷達、無線通訊、高解析度視頻等等。 The communication front-end unit 120 can provide communication signals. In a specific embodiment, the frequency range of the communication signal processed by the communication device 110 may be between about 10 GHz and about 90 GHz. The communication front-end unit 120 can generate communication signals within a predetermined frequency range. The device 110 can process network communication for various communication applications, such as packet data network communication, wireless (for example, cellular communication, IEEE 802.11ad WiGig technology, etc.), data communication, and so on. The concepts disclosed in this article in the context of communication applications can also be used in other types of applications, such as radar, wireless communication, high-resolution video, and so on.

繼續參考第1圖,天線單元130也可包括傳送天線及/或接收器天線。此外,傳送及接收器天線各自可包括形成天線陣列的子部分。傳送天線用於傳送通訊訊號,同時接收器天線用於接收通訊訊號。天線單元130的更詳細描述係提供於第7圖及以下隨附說明中。 Continuing to refer to Figure 1, the antenna unit 130 may also include a transmitting antenna and/or a receiver antenna. In addition, the transmit and receiver antennas may each include subsections forming an antenna array. The transmitting antenna is used for transmitting communication signals, and the receiver antenna is used for receiving communication signals. A more detailed description of the antenna unit 130 is provided in Figure 7 and the accompanying description below.

繼續參考第1圖,通訊裝置110也可包含訊號處理單元150。訊號處理單元150能夠執行被通訊裝置110傳送及/或接收之訊號的各種類比及/或數位處理。例如,可在傳送前放大被通訊裝置傳送的通訊訊號。此外,被通訊裝置110接收的訊號可被傳送通過一或多個類比濾波器級 (analog filter stage)。然後,可用訊號處理單元150中的一或多個類比數位轉換器(DAC)將反射訊號轉換為數位訊號。可對已數位化的訊號執行數位訊號處理(DSP)。訊號處理單元150的更詳細描述係提供於第6圖及以下隨附說明中。 Continuing to refer to FIG. 1, the communication device 110 may also include a signal processing unit 150. The signal processing unit 150 can perform various analog and/or digital processing of signals transmitted and/or received by the communication device 110. For example, the communication signal transmitted by the communication device can be amplified before transmission. In addition, the signal received by the communication device 110 can be passed through one or more analog filter stages (analog filter stage). Then, one or more analog-to-digital converters (DAC) in the signal processing unit 150 can be used to convert the reflected signal into a digital signal. It can perform digital signal processing (DSP) on the digitized signal. A more detailed description of the signal processing unit 150 is provided in FIG. 6 and the accompanying description below.

繼續參考第1圖,通訊裝置100也可包括控制器單元140。控制器單元140可執行通訊裝置110的各種控制運作。這些功能包括產生通訊訊號、傳送通訊訊號、接收通訊訊號及/或處理反射訊號。 Continuing to refer to FIG. 1, the communication device 100 may also include a controller unit 140. The controller unit 140 can perform various control operations of the communication device 110. These functions include generating communication signals, transmitting communication signals, receiving communication signals, and/or processing reflected signals.

此時請看第2圖,其根據本文數個具體實施例提供描述控制器單元140的非寫實方塊圖。控制器單元140可包括能夠控制通訊裝置110之各種功能的處理器單元230。處理器單元230可包含微處理器,微控制器,現場可程式閘陣列(FPGA),特殊應用積體電路(ASIC),及/或類似者。 At this time, please refer to FIG. 2, which provides a non-realistic block diagram describing the controller unit 140 according to several specific embodiments herein. The controller unit 140 may include a processor unit 230 capable of controlling various functions of the communication device 110. The processor unit 230 may include a microprocessor, a microcontroller, a field programmable gate array (FPGA), an application-specific integrated circuit (ASIC), and/or the like.

控制器單元140也可包括邏輯單元220。邏輯單元220可包括能夠執行各種邏輯運作、接收資料、執行與輸入資料(data_in)及輸出資料(data_out)有關之介面功能的電路。訊號data_in可代表從處理及分析反射訊號導出的資料。訊號data_out可代表由於通訊訊號傳送及接收訊號而產生的用於執行一或多個任務的資料。例如,訊號data_out可用來執行基於通訊訊號傳送及/或接收的動作。 The controller unit 140 may also include a logic unit 220. The logic unit 220 may include circuits capable of performing various logic operations, receiving data, and performing interface functions related to input data (data_in) and output data (data_out). The signal data_in can represent the data derived from processing and analyzing the reflected signal. The signal data_out may represent the data generated by the communication signal transmission and reception signal for performing one or more tasks. For example, the signal data_out can be used to perform actions based on communication signal transmission and/or reception.

控制器單元140也可包含記憶體單元210。記憶體單元210可包括非揮發性記憶體214與RAM 212。非揮發性記憶體214可包括FLASH記憶體及/或可程式化唯讀(PROM)裝置。記憶體單元210能夠儲存用於控制通訊裝置110之操作的操作參數。此外,記憶體單元210可儲存上述的狀態資料及反應資料。記憶體單元210也可儲存可用來程式化通訊 裝置110中之任何FPGA裝置的資料。因此,記憶體單元210可細分成程式資料記憶體、狀態資料記憶體等等。此種細分可用邏輯或實體之方式執行。 The controller unit 140 may also include a memory unit 210. The memory unit 210 may include a non-volatile memory 214 and a RAM 212. The non-volatile memory 214 may include FLASH memory and/or a programmable read-only (PROM) device. The memory unit 210 can store operating parameters for controlling the operation of the communication device 110. In addition, the memory unit 210 can store the aforementioned status data and response data. The memory unit 210 can also store and can be used for programmatic communication Data of any FPGA device in the device 110. Therefore, the memory unit 210 can be subdivided into program data memory, state data memory, and so on. This subdivision can be performed logically or physically.

此時請看第3圖,其根據本文數個具體實施例圖示通訊前端單元120的非寫實方塊圖。通訊前端單元120可包含訊號產生單元310、傳送器單元320、訊號處理單元340及接收器單元330。訊號產生單元310能夠以預定頻率產生通訊訊號。例如,可產生在約70GHz至約85GHz之範圍內的訊號。訊號產生單元310可包括真差分倍頻器(FD)。FD可以推-推式組態(push-push configuration)形成。訊號產生單元310能夠提供用以傳送的通訊訊號。以下提供訊號產生單元310的更詳細說明。 At this time, please refer to FIG. 3, which illustrates a non-realistic block diagram of the communication front-end unit 120 according to several specific embodiments herein. The communication front-end unit 120 may include a signal generating unit 310, a transmitter unit 320, a signal processing unit 340, and a receiver unit 330. The signal generating unit 310 can generate a communication signal at a predetermined frequency. For example, a signal in the range of about 70 GHz to about 85 GHz can be generated. The signal generating unit 310 may include a true differential frequency multiplier (FD). The FD can be formed in a push-push configuration. The signal generating unit 310 can provide a communication signal for transmission. A more detailed description of the signal generating unit 310 is provided below.

繼續參考第3圖,用於處理及傳送的訊號由訊號產生單元310提供給傳送器單元320。傳送器單元320可包括複數個濾波器、訊號調節電路、緩衝器、放大器等等,以用來處理來自訊號產生單元310的訊號。傳送單元320提供將會傳送至天線單元130的通訊訊號。 Continuing to refer to FIG. 3, the signal for processing and transmission is provided by the signal generating unit 310 to the transmitter unit 320. The transmitter unit 320 may include a plurality of filters, signal conditioning circuits, buffers, amplifiers, etc., to process the signal from the signal generating unit 310. The transmitting unit 320 provides a communication signal to be transmitted to the antenna unit 130.

第4圖根據本文數個具體實施例圖示傳送器單元320的非寫實方塊圖。請同時參考第3圖及第4圖,傳送器單元320可包含複數個相似的傳送器,亦即,第一傳送器410a、第二傳送器420b至第N傳送器410n(合稱“410”)。在一具體實施例中,第一至第N傳送器410可各自處理來自訊號產生單元310的單一訊號且提供輸出傳送訊號給一或多個天線。在另一具體實施例中,訊號產生單元310可提供複數個訊號給第一至第N傳送器410。例如,訊號產生單元310可提供訊號傳送訊號給各個傳送器 410,或替換地,提供第一傳送訊號給第一組傳送器410,以及提供第二傳送訊號給第二組傳送器410。 FIG. 4 illustrates a non-realistic block diagram of the transmitter unit 320 according to several specific embodiments herein. Please refer to FIGS. 3 and 4 at the same time. The transmitter unit 320 may include a plurality of similar transmitters, that is, the first transmitter 410a, the second transmitter 420b to the Nth transmitter 410n (collectively referred to as "410"). ). In a specific embodiment, the first to Nth transmitters 410 can each process a single signal from the signal generating unit 310 and provide output transmission signals to one or more antennas. In another specific embodiment, the signal generating unit 310 can provide a plurality of signals to the first to Nth transmitters 410. For example, the signal generating unit 310 can provide a signal transmission signal to each transmitter 410, or alternatively, provide the first transmission signal to the first group of transmitters 410 and provide the second transmission signal to the second group of transmitters 410.

繼續參考第3圖,接收訊號係提供給接收器單元330。接收器單元330能夠從訊號處理單元150接收已予處理的接收訊號。接收器單元330能夠執行類比至數位(A/D)轉換、訊號緩衝、DSP等等。在一些具體實施例中,訊號處理單元150可執行A/D轉換及DSP;不過,在其他具體實施例中,這些任務可由接收器單元330執行。接收器單元330能夠導向控制器單元140。 Continuing to refer to FIG. 3, the receiving signal is provided to the receiver unit 330. The receiver unit 330 can receive the pre-processed received signal from the signal processing unit 150. The receiver unit 330 can perform analog-to-digital (A/D) conversion, signal buffering, DSP, and so on. In some specific embodiments, the signal processing unit 150 may perform A/D conversion and DSP; however, in other specific embodiments, these tasks may be performed by the receiver unit 330. The receiver unit 330 can be directed to the controller unit 140.

第5圖根據本文數個具體實施例圖示接收器單元330的非寫實方塊圖。請同時參考第3圖及第5圖,接收器單元330可包括複數個相似的接收器,亦即,第一接收器510a、第二接收器520b至第N接收器510n(合稱“510”)。在一具體實施例中,第一至第N接收器510可各自處理來自訊號產生單元310的單一訊號且提供訊號給控制器單元140。在另一具體實施例中,可提供複數個訊號給第一至第N接收器510。例如,訊號處理單元150可提供訊號接收訊號給各個接收器510,或替換地,提供第一接收器訊號給第一組接收器510以及提供第二接收器訊號給第二組接收器510。 FIG. 5 illustrates a non-realistic block diagram of the receiver unit 330 according to several specific embodiments herein. Please refer to FIGS. 3 and 5 at the same time. The receiver unit 330 may include a plurality of similar receivers, that is, the first receiver 510a, the second receiver 520b to the Nth receiver 510n (collectively referred to as "510"). ). In a specific embodiment, the first to Nth receivers 510 can each process a single signal from the signal generating unit 310 and provide the signal to the controller unit 140. In another specific embodiment, a plurality of signals may be provided to the first to Nth receivers 510. For example, the signal processing unit 150 may provide the signal reception signal to each receiver 510, or alternatively, provide the first receiver signal to the first set of receivers 510 and provide the second receiver signal to the second set of receivers 510.

此時請看第6圖,其根據本文數個具體實施例圖示訊號處理單元150的非寫實方塊圖。訊號處理單元150可包括類比濾波器單元610、A/D轉換器620、DSP單元630、及記憶體640。類比濾波器單元610能夠執行由訊號處理單元150接收之毫米波訊號向下轉換(down-convert)的 類比訊號的濾波及放大。在執行放大從毫米波訊號向下轉換的類比訊號之前,可用類比濾波器單元610執行雜訊濾波。 At this time, please refer to FIG. 6, which illustrates a non-realistic block diagram of the signal processing unit 150 according to several specific embodiments herein. The signal processing unit 150 may include an analog filter unit 610, an A/D converter 620, a DSP unit 630, and a memory 640. The analog filter unit 610 can perform down-converting the millimeter wave signal received by the signal processing unit 150 Filtering and amplification of analog signals. Before performing amplification of the analog signal down-converted from the millimeter wave signal, the analog filter unit 610 can be used to perform noise filtering.

A/D轉換器620能夠把經濾波及/或經放大的類比訊號轉換成數位訊號。A/D轉換器620能夠執行預定或不同準確度的轉換。例如,A/D轉換器620可有12-bit、24-bit、36-bit、48-bit、64-bit、96-bit、128-bit、256-bit、512-bit、1024-bit的準確度或更大的準確度。經轉換的數位毫米波訊號係提供給DSP單元630。 The A/D converter 620 can convert the filtered and/or amplified analog signal into a digital signal. The A/D converter 620 can perform conversion with a predetermined or different accuracy. For example, the A/D converter 620 can have 12-bit, 24-bit, 36-bit, 48-bit, 64-bit, 96-bit, 128-bit, 256-bit, 512-bit, 1024-bit Accuracy or greater accuracy. The converted digital millimeter wave signal is provided to the DSP unit 630.

DSP單元630能夠執行數位毫米波訊號的各種DSP運作。例如,可用DSP單元630執行從毫米波頻率向下轉換之數位化類比訊號的數位濾波。例如,在例如70GHz至約85GHz之預定頻率範圍外的訊號分量可過濾成有較低的振幅。在其他情況下,可對毫米波訊號執行例如快速傅立葉轉換(FFT)的數學方法。來自DSP單元630的經處理之數位輸出可送到控制器單元140進行分析。在其他情況下,可緩衝或儲存此數位輸出於記憶體640中。在一些實例中,記憶體640可為先進先出(FIFO)記憶體。在其他實例中,可儲存來自DSP單元630的經處理之數位輸出於控制器單元140的記憶體單元210中。 The DSP unit 630 can perform various DSP operations for digital millimeter wave signals. For example, the DSP unit 630 can be used to perform digital filtering of the digitized analog signal down-converted from the millimeter wave frequency. For example, signal components outside a predetermined frequency range, such as 70 GHz to about 85 GHz, can be filtered to have a lower amplitude. In other cases, a mathematical method such as Fast Fourier Transform (FFT) can be performed on the millimeter wave signal. The processed digital output from the DSP unit 630 can be sent to the controller unit 140 for analysis. In other cases, the digital output can be buffered or stored in the memory 640. In some examples, the memory 640 may be a first-in first-out (FIFO) memory. In other examples, the processed digital bits from the DSP unit 630 can be stored and output in the memory unit 210 of the controller unit 140.

此時請看第7圖,其根據本文數個具體實施例圖示第1圖之天線單元的非寫實方塊圖。可由傳送器單元320(第3圖)提供將會送出的毫米波訊號(例如,雷達訊號、網路資料訊號、無線通訊訊號等等)給傳送天線710。在一具體實施例中,傳送天線710可包含複數個傳送天線部分715。傳送天線部分715可排列成預定圖案,例如,第7圖所例示的陣列矩陣。 At this time, please refer to Fig. 7, which illustrates a non-realistic block diagram of the antenna unit of Fig. 1 according to several specific embodiments in this document. The transmitter unit 320 (FIG. 3) can provide millimeter wave signals (for example, radar signals, network data signals, wireless communication signals, etc.) to be sent to the transmitting antenna 710. In a specific embodiment, the transmitting antenna 710 may include a plurality of transmitting antenna parts 715. The transmitting antenna parts 715 may be arranged in a predetermined pattern, for example, the array matrix illustrated in FIG. 7.

將會被接收的毫米波訊號(例如,雷達訊號、網路資料訊號、無線通訊訊號等等)可由接收天線720擷取。接收天線720提供收到的毫米波訊號給接收器單元330(第3圖)。在一具體實施例中,接收天線720可包括複數個接收天線部分725。接收天線部分725也排列成預定圖案,例如,第7圖所例示的陣列矩陣。 The millimeter wave signal to be received (for example, radar signal, network data signal, wireless communication signal, etc.) can be captured by the receiving antenna 720. The receiving antenna 720 provides the received millimeter wave signal to the receiver unit 330 (Figure 3). In a specific embodiment, the receiving antenna 720 may include a plurality of receiving antenna parts 725. The receiving antenna portions 725 are also arranged in a predetermined pattern, for example, the array matrix illustrated in FIG. 7.

第8圖根據本文之一具體實施例圖示第一設備730的非寫實遠視平面圖,其包括各自含有天線950的複數個半導體裝置735。半導體裝置735之各者可對應至圖示於第7圖之方塊圖的傳送器天線部分715或接收器天線部分725。第一設備730可對應至圖示於第7圖之方塊圖的傳送器天線710、接收器天線720或彼等之組合。 FIG. 8 illustrates a non-realistic far view plan view of the first device 730 according to a specific embodiment of this document, which includes a plurality of semiconductor devices 735 each containing an antenna 950. Each of the semiconductor devices 735 can correspond to the transmitter antenna portion 715 or the receiver antenna portion 725 shown in the block diagram of FIG. 7. The first device 730 may correspond to the transmitter antenna 710, the receiver antenna 720, or a combination thereof shown in the block diagram of FIG. 7.

第8圖中的平面圖圖示以下將更詳細地描述的天線950與模具930。天線950在平面圖中的形狀並非關鍵性的,且可根據本技術領域一般技術人員之例行工作需要而與第8圖的E字形狀不同。為了圖示射頻(RF)濾波器980設置在模具930中的位置,平面圖為遠視圖,這在下文會更詳細地描述。 The plan view in FIG. 8 illustrates the antenna 950 and the mold 930 which will be described in more detail below. The shape of the antenna 950 in the plan view is not critical, and may be different from the E shape in FIG. 8 according to the routine work requirements of those skilled in the art. In order to illustrate the position where the radio frequency (RF) filter 980 is disposed in the mold 930, the plan view is a far view, which will be described in more detail below.

可將複數個半導體裝置735組配為可接收特定頻率的射頻(RF)訊號,例如通訊訊號。由於此特定頻率,想要接收的RF訊號也會有特定波長λ。因此,在一具體實施例中,半導體裝置735在第一設備730中可排成致使毗鄰半導體裝置735的天線950分離半個特定波長λ/2的陣列。雖不受限於理論,此分離可改善第一設備730之訊號收集或傳播的效率、敏感度、及/或訊號雜訊比。 A plurality of semiconductor devices 735 can be configured to receive radio frequency (RF) signals of specific frequencies, such as communication signals. Due to this specific frequency, the RF signal to be received will also have a specific wavelength λ. Therefore, in a specific embodiment, the semiconductor device 735 may be arranged in the first device 730 so that the antenna 950 adjacent to the semiconductor device 735 is separated by an array of half a specific wavelength λ/2. Although not limited to theory, this separation can improve the efficiency, sensitivity, and/or signal-to-noise ratio of the signal collection or propagation of the first device 730.

第8圖也圖示後續圖式會圖示的第一設備730之半導體裝置735的X切面線。X切面線係對分模具930、天線950及RF濾波器980。 FIG. 8 also shows the X-section line of the semiconductor device 735 of the first device 730 shown in subsequent drawings. The X-section line bisects the mold 930, the antenna 950, and the RF filter 980.

請看第9圖,其根據本文數個具體實施例圖示描繪第8圖之半導體裝置735的非寫實X切面剖面圖。半導體裝置735包括具有第一表面912及第二表面914的半導體層910。半導體層910可包括任何半導體材料,例如矽或矽-鍺,等等。當半導體層910包含矽-鍺時,可根據受益於本發明內容的本技術領域一般技術人員之例行工作需要選擇鍺的莫耳%。 Please refer to FIG. 9, which illustrates a non-realistic X-section cross-sectional view of the semiconductor device 735 of FIG. 8 according to several specific embodiments herein. The semiconductor device 735 includes a semiconductor layer 910 having a first surface 912 and a second surface 914. The semiconductor layer 910 may include any semiconductor material, such as silicon or silicon-germanium, and so on. When the semiconductor layer 910 includes silicon-germanium, the molar% of germanium can be selected according to the routine work of those skilled in the art who benefit from the content of the present invention.

半導體裝置735也包括具有第一表面922及第二表面924的聚合物層920。聚合物層920的第一表面922係靠近半導體層910的第二表面914。聚合物層920可包含本技術領域所習知的任何聚合物材料。在一具體實施例中,聚合物層920包括聚亞醯胺。 The semiconductor device 735 also includes a polymer layer 920 having a first surface 922 and a second surface 924. The first surface 922 of the polymer layer 920 is close to the second surface 914 of the semiconductor layer 910. The polymer layer 920 may include any polymer material known in the art. In a specific embodiment, the polymer layer 920 includes polyimide.

半導體裝置735進一步包括上述的模具930。模具930包括第一表面932及第二表面934。模具930的第一表面932靠近聚合物層920的第二表面924。模具930可包含本技術領域所習知的任何模具材料。在一具體實施例中,模具930包括Ajinomoto MI-11(日本東京Ajinomoto股份有限公司)。 The semiconductor device 735 further includes the mold 930 described above. The mold 930 includes a first surface 932 and a second surface 934. The first surface 932 of the mold 930 is close to the second surface 924 of the polymer layer 920. The mold 930 may include any mold material known in the art. In a specific embodiment, the mold 930 includes Ajinomoto MI-11 (Ajinomoto Co., Ltd., Tokyo, Japan).

受益於本發明內容的本技術領域一般技術人員可改變模具930的厚度。在一具體實施例中,模具930具有約500微米(μm)至約1000微米的厚度。在又一具體實施例中,模具930有約750微米至約800微米的厚度,例如約775微米。 Those of ordinary skill in the art who benefit from the content of the present invention can change the thickness of the mold 930. In a specific embodiment, the mold 930 has a thickness of about 500 micrometers (μm ) to about 1000 micrometers. In another embodiment, the mold 930 has a thickness of about 750 microns to about 800 microns, for example, about 775 microns.

半導體裝置735另外包括靠近半導體層910之第一表面912設置的複數個節點942、944、946。各節點942、944或946包含導電材料,例如金屬,例如銅或鋁,或共晶焊錫合金等等。 The semiconductor device 735 additionally includes a plurality of nodes 942, 944, and 946 disposed close to the first surface 912 of the semiconductor layer 910. Each node 942, 944, or 946 includes a conductive material, such as a metal, such as copper or aluminum, or a eutectic solder alloy, or the like.

雖然第9圖圖示3個節點942、944、946,然而受益於本發明內容的本技術領域一般技術人員根據例行工作之需要可改變節點的個數。 Although Fig. 9 illustrates three nodes 942, 944, and 946, those skilled in the art who benefit from the content of the present invention can change the number of nodes according to the needs of routine work.

半導體裝置735也包括設置在模具930之第二表面934上的天線950。天線950包括導電材料,例如金屬,例如銅或鋁,等等。 The semiconductor device 735 also includes an antenna 950 disposed on the second surface 934 of the mold 930. The antenna 950 includes a conductive material, such as metal, such as copper or aluminum, and so on.

第一傳導元件962被包括在半導體裝置735中以提供在至少一第一節點944與天線950之間的電性通訊。被天線950接收的RF訊號可通過第一節點944提供給包含半導體裝置735之系統的其他組件,或是由包括半導體裝置735之系統的其他組件產生之要由天線950傳送的RF訊號可通過第一節點944提供給天線950。儘管為了便於理解而以沿著整個高度有均一寬度的方式圖示,然而,如以下所述及本技術領域一般技術人員會明白的,第一傳導元件962可具有較寬及較窄的部分、不同材料的部分等等。 The first conductive element 962 is included in the semiconductor device 735 to provide electrical communication between the at least one first node 944 and the antenna 950. The RF signal received by the antenna 950 can be provided to other components of the system including the semiconductor device 735 through the first node 944, or the RF signal generated by the other components of the system including the semiconductor device 735 to be transmitted by the antenna 950 can pass through the first node 944 A node 944 is provided to the antenna 950. Although for ease of understanding, the illustration is shown with a uniform width along the entire height, as described below and those of ordinary skill in the art will understand, the first conductive element 962 may have wider and narrower parts, Parts of different materials and so on.

半導體裝置735也包括設置於聚合物層920中或於聚合物層之第二表面上的接地元件970。接地元件970可包含任何導電材料,例如金屬,例如銅或鋁等等。第二傳導元件964提供在至少一第二節點942與接地元件970之間的電性通訊。雖不受限於理論,接地元件970可減少通過第一節點944被天線950接收且提供給包括半導體裝置735之系統之其他組件或將由天線950傳送且由系統之其他組件產生之RF訊號的干涉。 The semiconductor device 735 also includes a ground element 970 disposed in the polymer layer 920 or on the second surface of the polymer layer. The grounding element 970 may include any conductive material, such as metal, such as copper or aluminum. The second conductive element 964 provides electrical communication between the at least one second node 942 and the ground element 970. Although not limited to theory, the ground element 970 can reduce the interference of RF signals received by the antenna 950 through the first node 944 and provided to other components of the system including the semiconductor device 735 or transmitted by the antenna 950 and generated by other components of the system .

在例如圖示於第9圖的具體實施例中,半導體裝置735可進一步包括設置於模具930中的射頻(RF)濾波器980。替代地(未圖示),RF濾波器980可設置在聚合物層920的第二表面924上。在晶粒對晶圓(D2W)製程中整合RF濾波器980可改善包含半導體裝置735之裝置的效能。再者,如圖示,半導體裝置735可進一步包括:第三傳導元件966,其提供在至少一第三節點946與RF濾波器980之間的電性通訊。儘管第9圖為了方便及簡潔只圖示在節點與RF濾波器980之間的一個傳導元件,亦即,第三傳導元件966提供在至少一第三節點946與RF濾波器980之間的電性通訊,然而在其他具體實施例中,半導體裝置735可包含兩個、三個、四個或其他數量的節點以及從節點到RF濾波器980的對應數量的傳導元件。 In the specific embodiment shown in FIG. 9, for example, the semiconductor device 735 may further include a radio frequency (RF) filter 980 disposed in the mold 930. Alternatively (not shown), the RF filter 980 may be disposed on the second surface 924 of the polymer layer 920. The integration of the RF filter 980 in the die-to-wafer (D2W) process can improve the performance of the device including the semiconductor device 735. Furthermore, as shown in the figure, the semiconductor device 735 may further include: a third conductive element 966 that provides electrical communication between the at least one third node 946 and the RF filter 980. Although Figure 9 only illustrates one conductive element between the node and the RF filter 980 for convenience and brevity, that is, the third conductive element 966 provides electrical power between at least one third node 946 and the RF filter 980. However, in other specific embodiments, the semiconductor device 735 may include two, three, four, or other numbers of nodes and a corresponding number of conductive elements from the nodes to the RF filter 980.

半導體裝置735也可包括本技術領域一般技術人員所習知可使用於半導體裝置的各種層件。例如,半導體裝置735可包含靠近複數個節點942、944及946設置的第二聚合物層925。第二聚合物層925可包括適合用作印刷電路板之基材的材料。第二聚合物層925可包括,但是非必要,與聚合物層920相同的材料。 The semiconductor device 735 may also include various layers known to those skilled in the art that can be used in semiconductor devices. For example, the semiconductor device 735 may include a second polymer layer 925 disposed close to the plurality of nodes 942, 944, and 946. The second polymer layer 925 may include a material suitable for use as a substrate of a printed circuit board. The second polymer layer 925 may include, but not necessarily, the same material as the polymer layer 920.

在另一個實施例中,半導體裝置735可包含設置在半導體層910與聚合物層920之間的氧化物層990。氧化物層990可包括氧化矽且可用任何習知技術形成。替代地或額外地,半導體裝置735可包括設置在第二聚合物層925與半導體層910之間的第二氧化物層995。 In another embodiment, the semiconductor device 735 may include an oxide layer 990 disposed between the semiconductor layer 910 and the polymer layer 920. The oxide layer 990 may include silicon oxide and may be formed by any conventional technique. Alternatively or additionally, the semiconductor device 735 may include a second oxide layer 995 disposed between the second polymer layer 925 and the semiconductor layer 910.

為了簡潔起見,第9圖可能省略本技術領域一般技術人員常規地會納入半導體裝置的一或多個結構。 For the sake of brevity, FIG. 9 may omit one or more structures conventionally incorporated into semiconductor devices by those skilled in the art.

第10圖的非寫實X切面剖示圖根據第一具體實施例圖示在第一製造階段之後的半導體裝置735。在第一製造階段中,形成半導體層910,可使用習知技術黏合使第二氧化物層995靠近半導體層910的第一表面912、第二聚合物層925靠盡第二氧化物層995、以及犧牲載體層1026靠近第二聚合物層925。 The non-realistic X-sectional cross-sectional view of FIG. 10 illustrates the semiconductor device 735 after the first manufacturing stage according to the first specific embodiment. In the first manufacturing stage, the semiconductor layer 910 is formed, and the second oxide layer 995 can be close to the first surface 912 of the semiconductor layer 910, the second polymer layer 925 is close to the second oxide layer 995, And the sacrificial carrier layer 1026 is close to the second polymer layer 925.

第11圖的非寫實X切面剖示圖根據第一具體實施例圖示在第二製造階段之後的半導體裝置735。在第二製造階段中,溝槽1111從半導體層910之第二表面914蝕刻到第一表面912,從而暴露第二氧化物層995。然後,沉積靠近半導體層910之第二表面914且共形襯裡溝槽1111的氧化物層990。受益於本發明內容的本技術領域一般技術人員按例行工作可使用習知技術執行溝槽1111的蝕刻以及沉積氧化物層990。 The non-realistic X-sectional cross-sectional view of FIG. 11 illustrates the semiconductor device 735 after the second manufacturing stage according to the first specific embodiment. In the second manufacturing stage, the trench 1111 is etched from the second surface 914 of the semiconductor layer 910 to the first surface 912, thereby exposing the second oxide layer 995. Then, an oxide layer 990 close to the second surface 914 of the semiconductor layer 910 and conformally lining the trench 1111 is deposited. Those of ordinary skill in the art who benefit from the content of the present invention can perform the etching of the trench 1111 and deposit the oxide layer 990 according to routine work using conventional techniques.

第12圖的非寫實X切面剖示圖根據第一具體實施例圖示在第三製造階段之後的半導體裝置735。沉積第一聚合物次層921於氧化物層990上方,包括於溝槽1111中。理想的是,第一聚合物次層921在溝槽1111底部被蝕刻以顯露可放置第一傳導次層961(圖示於第13圖)的晶粒金屬。沉積第一聚合物次層921對於受益於本發明內容的本技術領域一般技術人員來說為例行公事,且不需詳述。 The non-realistic X-sectional cross-sectional view of FIG. 12 illustrates the semiconductor device 735 after the third manufacturing stage according to the first specific embodiment. A first polymer sublayer 921 is deposited on the oxide layer 990 and included in the trench 1111. Ideally, the first polymer sublayer 921 is etched at the bottom of the trench 1111 to reveal the die metal on which the first conductive sublayer 961 (shown in FIG. 13) can be placed. The deposition of the first polymer sublayer 921 is routine for those of ordinary skill in the art who benefit from the content of the present invention, and does not need to be detailed.

第13圖的非寫實X切面剖示圖根據第一具體實施例圖示在第四製造階段之後的半導體裝置735。在第四製造階段中,第一傳導次層961被電鍍於第一聚合物次層921上方。在電鍍第一傳導次層961之前可放置擴散阻擋層(未圖示)。在電鍍第一傳導次層961之前,可先鋪設遮罩(未圖示)至第一聚合物次層921上覆半導體層910的部分,再執行電鍍。 可用任何標準濺鍍製程來沉積薄種子層以供電鍍第一傳導次層961於第一聚合物次層921上。然後可移除遮罩,以產生圖示於第13圖的半導體裝置735。 The non-realistic X-sectional cross-sectional view of FIG. 13 illustrates the semiconductor device 735 after the fourth manufacturing stage according to the first specific embodiment. In the fourth manufacturing stage, the first conductive sublayer 961 is electroplated over the first polymer sublayer 921. A diffusion barrier layer (not shown) may be placed before the electroplating of the first conductive sublayer 961. Before electroplating the first conductive sub-layer 961, a mask (not shown) may be laid on the portion of the first polymer sub-layer 921 overlying the semiconductor layer 910, and then electroplating is performed. Any standard sputtering process can be used to deposit a thin seed layer for electroplating the first conductive sublayer 961 on the first polymer sublayer 921. The mask can then be removed to produce the semiconductor device 735 shown in FIG. 13.

第14圖的非寫實X切面剖示圖根據第一具體實施例圖示在第五製造階段之後的半導體裝置735。在此製造階段中,第二聚合物次層923被沉積於第一傳導次層961上方。在用遮罩防止電鍍第一傳導次層961的位置中,例如,在位置1427處,第二聚合物次層923可接觸第一聚合物次層921,從而提供第一傳導次層961之數個部分的互相電氣隔離。可用第一傳導次層961之此等部分的電氣隔離來界定接地元件970。 The non-realistic X-sectional cross-sectional view of FIG. 14 illustrates the semiconductor device 735 after the fifth manufacturing stage according to the first specific embodiment. In this manufacturing stage, the second polymer sublayer 923 is deposited over the first conductive sublayer 961. In a position where a mask is used to prevent the plating of the first conductive sublayer 961, for example, at a position 1427, the second polymer sublayer 923 may contact the first polymer sublayer 921, thereby providing the number of the first conductive sublayer 961 The parts are electrically isolated from each other. The ground element 970 can be defined by the electrical isolation of these parts of the first conductive sublayer 961.

可用習知技術執行第二聚合物次層923的沉積。並且,在沉積第二聚合物次層923之前,可先鋪設遮罩(未圖示)至第一傳導次層961的數個部分,再執行沉積且移除遮罩,以產生圖示於第14圖的半導體裝置735。 The deposition of the second polymer sublayer 923 can be performed by conventional techniques. Also, before depositing the second polymer sublayer 923, a mask (not shown) can be laid on several parts of the first conductive sublayer 961, and then the deposition and removal of the mask can be performed, so as to produce The semiconductor device 735 shown in FIG. 14.

第15圖的非寫實X切面剖示圖根據第一具體實施例圖示在第六製造階段之後的半導體裝置735。在此製造階段中,第二傳導次層963被電鍍於第二聚合物次層923上方。在用遮罩防止沉積第二聚合物次層923的位置中,例如,位置1567處,第二傳導次層963可接觸第一傳導次層961。 The non-realistic X-sectional cross-sectional view of FIG. 15 illustrates the semiconductor device 735 after the sixth manufacturing stage according to the first specific embodiment. In this manufacturing stage, the second conductive sub-layer 963 is electroplated over the second polymer sub-layer 923. In a position where a mask is used to prevent the deposition of the second polymer sublayer 923, for example, at a position 1567, the second conductive sublayer 963 may contact the first conductive sublayer 961.

第16圖的非寫實X切面剖示圖根據第一具體實施例圖示在第七製造階段之後的半導體裝置735。在此製造階段中,可形成各自與第二傳導次層963接觸且與第一傳導次層961之部分電性通訊的通孔條(via bar)965及RF濾波器980。通孔條965及RF濾波器980的形成可使用習知技術來執行且不需進一步描述。 The non-realistic X-sectional cross-sectional view of FIG. 16 illustrates the semiconductor device 735 after the seventh manufacturing stage according to the first specific embodiment. In this manufacturing stage, via strips (vias) each in contact with the second conductive sublayer 963 and in electrical communication with a portion of the first conductive sublayer 961 can be formed. bar) 965 and RF filter 980. The formation of the via bar 965 and the RF filter 980 can be performed using conventional techniques and no further description is required.

第17圖的非寫實X切面剖示圖根據第一具體實施例圖示在第八製造階段之後的半導體裝置735。在此製造階段中,模具930被形成於通孔條965及RF濾波器980上方。用於形成模具930的技術為本技術領域一般技術人員所習知且不需詳述。 The non-realistic X-sectional cross-sectional view of FIG. 17 illustrates the semiconductor device 735 after the eighth manufacturing stage according to the first specific embodiment. In this manufacturing stage, the mold 930 is formed over the via bar 965 and the RF filter 980. The technology used to form the mold 930 is well known to those of ordinary skill in the art and does not need to be detailed.

第18圖的非寫實X切面剖示圖根據第一具體實施例圖示在第九製造階段之後的半導體裝置735。在此製造階段中,通孔開孔(via opening)1867係形成於模具930中。在一具體實施例中,通孔開孔1867可藉由在模具930上執行雷射開孔技術形成。通孔開孔1867之形成使通孔條965暴露於後續加工步驟。 The non-realistic X-sectional cross-sectional view of FIG. 18 illustrates the semiconductor device 735 after the ninth manufacturing stage according to the first specific embodiment. In this manufacturing stage, a via opening 1867 is formed in the mold 930. In a specific embodiment, the through-hole opening 1867 can be formed by performing a laser opening technique on the mold 930. The formation of the via opening 1867 exposes the via strip 965 to subsequent processing steps.

第19圖的非寫實X切面剖示圖根據第一具體實施例圖示在第十製造階段之後的半導體裝置735。在第十製造階段中,係藉由沉積導電材料於模具930上,包括沉積於第18圖先前圖示的通孔開孔1867上方及填滿通孔開孔1867,以形成天線950,。天線950的沉積可能需要擴散阻擋層。任何標準濺鍍製程可用來沉積用於天線950的薄種子層於模具930上。因此,天線950與通孔條965、第二傳導次層963的至少一部分、以及第一傳導次層961的至少一部分電性接觸。通孔條965,第二傳導次層963之至少一部分以及第一傳導次層961的至少一部分一起界定第一傳導元件962。 The non-realistic X-sectional cross-sectional view of FIG. 19 illustrates the semiconductor device 735 after the tenth manufacturing stage according to the first specific embodiment. In the tenth manufacturing stage, the antenna 950 is formed by depositing conductive material on the mold 930, including depositing on the through-hole opening 1867 previously shown in FIG. 18 and filling the through-hole opening 1867. The deposition of the antenna 950 may require a diffusion barrier layer. Any standard sputtering process can be used to deposit a thin seed layer for the antenna 950 on the mold 930. Therefore, the antenna 950 is in electrical contact with the via bar 965, at least a part of the second conductive sublayer 963, and at least a part of the first conductive sublayer 961. The via bar 965, at least a part of the second conductive sublayer 963, and at least a part of the first conductive sublayer 961 together define the first conductive element 962.

第20圖的非寫實X切面剖示圖根據第一具體實施例圖示在第十一製造階段之後的半導體裝置735。在此製造階段中,犧牲載體層1026 被移除,且執行前側C4或CuP植球(frontside C4 or CuP bumping),以產生設置於第二聚合物層925上的複數個節點942、944及946。 The non-realistic X-sectional cross-sectional view of FIG. 20 illustrates the semiconductor device 735 after the eleventh manufacturing stage according to the first specific embodiment. In this manufacturing stage, the sacrificial carrier layer 1026 It is removed, and frontside C4 or CuP bumping is performed to generate a plurality of nodes 942, 944, and 946 on the second polymer layer 925.

然而不受限於理論,半導體裝置735對於28GHz訊號可具有約4.4GHz的頻寬與約8dBi的增益。 However, without being limited to theory, the semiconductor device 735 may have a bandwidth of about 4.4 GHz and a gain of about 8 dBi for a 28 GHz signal.

第21圖的非寫實遠視平面圖根據本文之第二具體實施例圖示包含各自包括天線2250之複數個半導體裝置736的第二設備731。第21圖有與第8圖相同的許多元件。這些相同元件用與第8圖中首先提及的元件符號標示且依本文所述。大體上,第二設備731與圖示於第9圖的第一設備730實質相似。第二設備731包括與第9圖之半導體裝置735相似的複數個半導體裝置736。 The non-realistic far view plan view of FIG. 21 illustrates a second device 731 including a plurality of semiconductor devices 736 each including an antenna 2250 according to the second specific embodiment of this document. Figure 21 has many of the same elements as Figure 8. These same elements are marked with the element symbols first mentioned in Figure 8 and are as described herein. In general, the second device 731 is substantially similar to the first device 730 shown in FIG. 9. The second device 731 includes a plurality of semiconductor devices 736 similar to the semiconductor device 735 in FIG. 9.

最新圖示於第21圖的是與第9圖之天線950實質相似的天線2250。 The latest figure shown in FIG. 21 is an antenna 2250 that is substantially similar to the antenna 950 in FIG. 9.

第21圖也圖示環狀物2277。在平面圖中,環狀物2277包圍天線2250,但是藉由模具930的一部分與天線2250分離。環狀物2277的納入可減少各個半導體裝置736的訊號不連續性及/或訊號損失。 Figure 21 also shows the ring 2277. In a plan view, the ring 2277 surrounds the antenna 2250, but is separated from the antenna 2250 by a part of the mold 930. The inclusion of the ring 2277 can reduce the signal discontinuity and/or signal loss of each semiconductor device 736.

第21圖也圖示用於擷取第22圖至第28圖之剖示圖的X切線。 Fig. 21 also shows the X tangents used to extract the cross-sectional views of Figs. 22 to 28.

第22圖的非寫實X切面剖示圖根據第二具體實施例圖示描繪於第21圖的半導體裝置。第22圖圖示的許多組件與圖示於第10圖的組件相同或實質相似而且以相同的元件符號表示。 The non-realistic X-sectional cross-sectional view of FIG. 22 illustrates the semiconductor device depicted in FIG. 21 according to the second embodiment. Many of the components shown in FIG. 22 are the same as or substantially similar to the components shown in FIG. 10 and are denoted by the same reference numerals.

第22圖與第10圖之間的許多差異將顯而易見。其一是,第一傳導元件2162設置於在天線2250之下的聚合物層920中。第一傳導元 件2162為提供天線2250與第一節點944(或在另一具體實施例中,晶片910)之電性通訊的饋入層(feeding layer)。由第一傳導元件2162提供的電性通訊不需要實體連接;反而,在此具體實施例中,接地元件2270的狹縫藉由耦合電磁場以使天線共振。 Many differences between Figure 22 and Figure 10 will be apparent. One is that the first conductive element 2162 is disposed in the polymer layer 920 under the antenna 2250. First conduction element The element 2162 is a feeding layer that provides electrical communication between the antenna 2250 and the first node 944 (or, in another embodiment, the chip 910). The electrical communication provided by the first conductive element 2162 does not require a physical connection; instead, in this embodiment, the slit of the ground element 2270 couples electromagnetic fields to resonate the antenna.

在此具體實施例中,半導體裝置736的接地元件2270設置在聚合物層920的第二表面924上且包含低於天線2250並高於第一傳導元件2162的狹縫。接地元件2270的狹縫允許第一傳導元件2162饋入(feed)天線2250。 In this specific embodiment, the ground element 2270 of the semiconductor device 736 is disposed on the second surface 924 of the polymer layer 920 and includes a slit lower than the antenna 2250 and higher than the first conductive element 2162. The slit of the ground element 2270 allows the first conductive element 2162 to feed the antenna 2250.

第22圖也圖示通孔籠(viacage)2275,其係從接地元件2270延伸到模具930的第二表面934且提供電性通訊給環狀物2277。通孔籠2275與環狀物2277在本文中可合稱為“接地屏蔽”。 FIG. 22 also shows a via cage 2275, which extends from the ground element 2270 to the second surface 934 of the mold 930 and provides electrical communication to the ring 2277. The through-hole cage 2275 and the ring 2277 may be collectively referred to as a "ground shield" herein.

第23圖的非寫實X切面剖示圖根據第二具體實施例圖示在第一製造階段之後的半導體裝置736。在此所指的第一製造階段不是裝置的第一製造階段。反而,第二具體實施例的第一製造階段是對於圖示於第14圖的結構執行。在第二具體實施例的第一製造階段中,第二傳導次層2363被沉積於第二聚合物次層923上以產生接地元件2270以及第二傳導次層2363中不會成為半導體裝置736接地路徑之一部分的部分。接地元件2270與第一傳導次層961接觸。第一傳導次層961的另一部分會提供描繪於第22圖的第一傳導元件2162。 The non-realistic X-sectional cross-sectional view of FIG. 23 illustrates the semiconductor device 736 after the first manufacturing stage according to the second specific embodiment. The first manufacturing stage referred to here is not the first manufacturing stage of the device. Instead, the first manufacturing stage of the second specific embodiment is performed for the structure shown in FIG. 14. In the first manufacturing stage of the second specific embodiment, the second conductive sublayer 2363 is deposited on the second polymer sublayer 923 to produce the grounding element 2270 and the second conductive sublayer 2363 will not be grounded to the semiconductor device 736 A part of a path. The ground element 2270 is in contact with the first conductive sublayer 961. Another part of the first conductive sublayer 961 will provide the first conductive element 2162 depicted in FIG. 22.

第24圖的非寫實X切面剖示圖根據第二具體實施例圖示在第二製造階段之後的半導體裝置736。在此製造階段中,RF濾波器980係以上述之方式形成。 The non-realistic X-sectional cross-sectional view of FIG. 24 illustrates the semiconductor device 736 after the second manufacturing stage according to the second specific embodiment. In this manufacturing stage, the RF filter 980 is formed in the manner described above.

第25圖的非寫實X切面剖示圖根據第二具體實施例圖示在第三製造階段之後的半導體裝置736。在此製造階段中,模具930係以上述之方式形成。 The non-realistic X-sectional cross-sectional view of FIG. 25 illustrates the semiconductor device 736 after the third manufacturing stage according to the second specific embodiment. In this manufacturing stage, the mold 930 is formed in the manner described above.

第26圖的非寫實X切面剖示圖根據第二具體實施例圖示在第四製造階段之後的半導體裝置736。在此製造階段中,數個通孔開孔2667係形成在模具930中。在一具體實施例中,通孔開孔2667可藉由在模具930上執行雷射開孔技術形成。形成通孔開孔2667使接地元件2270及第二接地元件2270暴露於後續加工步驟。 The non-realistic X-sectional cross-sectional view of FIG. 26 illustrates the semiconductor device 736 after the fourth manufacturing stage according to the second specific embodiment. In this manufacturing stage, several through-hole openings 2667 are formed in the mold 930. In a specific embodiment, the through-hole opening 2667 can be formed by performing a laser opening technique on the mold 930. The through-hole opening 2667 is formed to expose the grounding element 2270 and the second grounding element 2270 to subsequent processing steps.

第27圖的非寫實X切面剖示圖根據第二具體實施例圖示在第五製造階段之後的半導體裝置736。在此製造階段中,天線2250被如以上在說明天線950時所述方式予以電鍍。此時也被電鍍的是第26圖的通孔開孔2667中的通孔籠2275,接著電鍍環狀物2277。環狀物2277可包含鋁。環狀物2277可改善半導體裝置736的指向性(directivity)。 The non-realistic X-sectional cross-sectional view of FIG. 27 illustrates the semiconductor device 736 after the fifth manufacturing stage according to the second specific embodiment. In this manufacturing stage, the antenna 2250 is plated as described above when describing the antenna 950. At this time, the through hole cage 2275 in the through hole opening 2667 in FIG. 26 is also plated, and then the ring 2277 is plated. The ring 2277 may include aluminum. The ring 2277 can improve the directivity of the semiconductor device 736.

第28圖的非寫實X切面剖示圖根據第二具體實施例圖示在第六製造階段之後的半導體裝置736。在第六製造階段中,節點942、944及946被如上述之方式形成。 The non-realistic X-sectional cross-sectional view of FIG. 28 illustrates the semiconductor device 736 after the sixth manufacturing stage according to the second specific embodiment. In the sixth manufacturing stage, nodes 942, 944, and 946 are formed as described above.

然而不受限於理論,半導體裝置736對於28GHz訊號可具有約8.1GHz的頻寬與約7.5dBi的增益。 However, without being limited to theory, the semiconductor device 736 may have a bandwidth of about 8.1 GHz and a gain of about 7.5 dBi for a 28 GHz signal.

第29圖的流程圖根據本文數個具體實施例描繪用於製造半導體裝置的方法2900。具體言之,方法2900包括:形成(在步驟2910處)包括第一表面及第二表面的半導體層。在一具體實施例中,半導體層可從矽-鍺形成(在步驟2910處)。 The flowchart in FIG. 29 depicts a method 2900 for manufacturing a semiconductor device according to several specific embodiments herein. Specifically, the method 2900 includes forming (at step 2910) a semiconductor layer including a first surface and a second surface. In a specific embodiment, the semiconductor layer may be formed from silicon-germanium (at step 2910).

在一些具體實施例中,方法2900可進一步包含:形成(在步驟2915處)鄰接半導體層之第二表面的氧化物層。 In some embodiments, the method 2900 may further include: forming (at step 2915) an oxide layer adjacent to the second surface of the semiconductor layer.

方法2900也包括形成(在步驟2920處)包括第一表面及第二表面的聚合物層,其中,聚合物層之第一表面靠近半導體層之第二表面。在有執行形成(在步驟2915處)氧化物層的具體實施例中,氧化物層設置在半導體層與聚合物層之間。 The method 2900 also includes forming (at step 2920) a polymer layer including a first surface and a second surface, wherein the first surface of the polymer layer is adjacent to the second surface of the semiconductor layer. In a specific embodiment where the oxide layer is formed (at step 2915), the oxide layer is disposed between the semiconductor layer and the polymer layer.

方法2900進一步包含:形成(在步驟2930處)包括第一表面及第二表面的模具,其中,模具的第一表面靠近聚合物層的第二表面。在一具體實施例中,模具可被形成(在步驟2930處)以具有500微米至1000微米的厚度。在又一具體實施例中,模具可被形成(在步驟2930處)以具有750微米至800微米的厚度。在一特定具體實施例中,模具可被形成(在步驟2930處)以具有775微米的厚度。 The method 2900 further includes forming (at step 2930) a mold including a first surface and a second surface, wherein the first surface of the mold is adjacent to the second surface of the polymer layer. In a specific embodiment, the mold may be formed (at step 2930) to have a thickness of 500 microns to 1000 microns. In yet another specific embodiment, the mold may be formed (at step 2930) to have a thickness of 750 microns to 800 microns. In a specific embodiment, the mold may be formed (at step 2930) to have a thickness of 775 microns.

方法2900另外包括:形成(在步驟2940處)靠近半導體層之第一表面設置的複數個節點。方法2900也進一步包含:形成(在步驟2950處)設置在模具之第二表面上的天線。方法2900又另外包括:形成(在步驟2960處)第一傳導元件,其提供在至少一第一節點與天線之間的電性通訊。 The method 2900 additionally includes: forming (at step 2940) a plurality of nodes disposed near the first surface of the semiconductor layer. The method 2900 also further includes: forming (at step 2950) an antenna disposed on the second surface of the mold. The method 2900 further includes: forming (at step 2960) a first conductive element that provides electrical communication between the at least one first node and the antenna.

方法2900也包括形成(在步驟2970處)設置於聚合物層中或聚合物層之第二表面上的接地元件。方法2900進一步包含:形成(在步驟2980處)第二傳導元件,其提供在至少一第二節點與接地元件之間的電性通訊。 The method 2900 also includes forming (at step 2970) a grounding element disposed in the polymer layer or on the second surface of the polymer layer. The method 2900 further includes forming (at step 2980) a second conductive element that provides electrical communication between the at least one second node and the ground element.

在一具體實施例中,當形成(在步驟2970處)半導體裝置之接地元件的步驟包括形成接地元件於聚合物層之第二表面上時,方法2900 可另外包括:形成(在步驟2972處)從接地元件延伸到模具之第二表面且包圍天線的接地屏蔽。 In one embodiment, when the step of forming (at step 2970) the ground element of the semiconductor device includes forming the ground element on the second surface of the polymer layer, method 2900 It may additionally include: forming (at step 2972) a ground shield extending from the ground element to the second surface of the mold and surrounding the antenna.

替代地或除了形成(在步驟2972處)接地屏蔽以外,方法2900可進一步包含:形成(在步驟2982處)設置在模具中的射頻(RF)濾波器;以及形成(在步驟2984處)第三傳導元件,其提供在至少一第三節點與RF濾波器之間的電性通訊。 Alternatively or in addition to forming (at step 2972) a ground shield, the method 2900 may further include: forming (at step 2982) a radio frequency (RF) filter disposed in the mold; and forming (at step 2984) a third The conductive element provides electrical communication between the at least one third node and the RF filter.

替代地或除了形成(在步驟2972處)接地屏蔽及/或形成(在步驟2982處)RF濾波器以外,方法2900可另外包括:形成(在步驟2985處)複數個半導體裝置;以及下列步驟中(在步驟2987處)之至少一者:將複數個半導體裝置的第一子集配置為接收器天線陣列、將複數個半導體裝置的第二子集配置為傳送器天線陣列、或二者。在此具體實施例中,方法可進一步包括:判定(在步驟2989處)供半導體裝置接收、傳送或二者之RF訊號的第一波長;以及定位(在步驟2991處)此等複數個半導體裝置,致使靠近半導體裝置之天線之間的間隔約為第一波長的一半。 Alternatively or in addition to forming (at step 2972) a ground shield and/or forming (at step 2982) an RF filter, the method 2900 may additionally include: forming (at step 2985) a plurality of semiconductor devices; and At least one of (at step 2987): configuring a first subset of the plurality of semiconductor devices as a receiver antenna array, configuring a second subset of the plurality of semiconductor devices as a transmitter antenna array, or both. In this embodiment, the method may further include: determining (at step 2989) the first wavelength of the RF signal for the semiconductor device to receive, transmit, or both; and locating (at step 2991) the plurality of semiconductor devices , Resulting in the spacing between antennas close to the semiconductor device about half of the first wavelength.

第30圖的非寫實繪圖根據本文數個具體實施例圖示用於製造半導體裝置的系統。系統3000提供用於形成具有以上在說明第8圖至第28圖中之一或多個時提及之特徵的積體電路,且可形成具有以上在說明第1圖至第28圖之一或多個時提及之特徵的產品。 The non-realistic drawing in FIG. 30 illustrates a system for manufacturing semiconductor devices according to several specific embodiments herein. The system 3000 is provided for forming an integrated circuit having one or more of the features mentioned in the description of Figs. 8 to 28 above, and can form one or Products with multiple features mentioned at the time.

第30圖的系統3000可包含半導體裝置加工系統3010與積體電路設計單元3040。半導體裝置加工系統3010可基於由積體電路設計單元3040提供之一或多個設計製造積體電路裝置。 The system 3000 in FIG. 30 may include a semiconductor device processing system 3010 and an integrated circuit design unit 3040. The semiconductor device processing system 3010 may manufacture an integrated circuit device based on one or more designs provided by the integrated circuit design unit 3040.

半導體裝置加工系統3010可包括各種加工工作站,例如沉積(例如,ALD、PECVD等等)工作站、蝕刻製程工作站、光刻製程工作站、CMP製程工作站等等。由加工系統3010執行的一或多個加工步驟可由加工控制器3020控制。加工控制器3020可為工作站電腦、桌上電腦、膝上電腦、平板電腦、或任何其他類型的運算裝置,其包含能夠控制製程、接收製程回饋、接收測試結果數據、執行學習循環調整、執行製程調整等等的一或多個軟體產品。 The semiconductor device processing system 3010 may include various processing workstations, such as deposition (for example, ALD, PECVD, etc.) workstations, etching processing workstations, photolithography processing workstations, CMP processing workstations, and so on. One or more processing steps performed by the processing system 3010 may be controlled by the processing controller 3020. The processing controller 3020 can be a workstation computer, a desktop computer, a laptop computer, a tablet computer, or any other type of computing device, which includes the ability to control the process, receive process feedback, receive test result data, perform learning cycle adjustment, and execute the process One or more software products for tuning, etc.

半導體裝置加工系統3010可於媒體,例如矽晶圓,上產生積體電路。更特別的是,半導體裝置加工系統3010可產生包含一或多個半導體裝置735及/或736的積體電路。 The semiconductor device processing system 3010 can generate integrated circuits on a medium, such as a silicon wafer. More specifically, the semiconductor device processing system 3010 can generate an integrated circuit including one or more semiconductor devices 735 and/or 736.

裝置加工系統3010的積體電路生產可基於積體電路設計單元3040所提供的電路設計。加工系統3010可提供已加工的積體電路/裝置3015於搬運機構3050上,例如輸送帶系統。在一些具體實施例中,搬運系統可為能夠搬運半導體晶圓的精密無塵室搬運系統。在一具體實施例中,半導體裝置加工系統3010可包括用於執行包括本質應力之材料沉積至閘極切斷區域(gate cut region)中的的複數個加工步驟。 The integrated circuit production of the device processing system 3010 may be based on the circuit design provided by the integrated circuit design unit 3040. The processing system 3010 can provide the processed integrated circuit/device 3015 on the handling mechanism 3050, such as a conveyor belt system. In some embodiments, the handling system may be a precision clean room handling system capable of handling semiconductor wafers. In a specific embodiment, the semiconductor device processing system 3010 may include a plurality of processing steps for performing the deposition of materials including intrinsic stress into a gate cut region.

在一些具體實施例中,以“3015”標示的物件可代表個別晶圓,且在其他具體實施例中,物件3015可代表半導體晶圓的群組,例如,一“批次”的半導體晶圓。積體電路或裝置3015可為電晶體、電容器、電阻器、記憶格、處理器、及/或類似者。 In some specific embodiments, the object labeled "3015" may represent an individual wafer, and in other specific embodiments, the object 3015 may represent a group of semiconductor wafers, for example, a "batch" of semiconductor wafers . The integrated circuit or device 3015 can be a transistor, a capacitor, a resistor, a memory cell, a processor, and/or the like.

系統3000的積體電路設計單元3040能夠提供電路設計讓半導體加工系統3010用來製造描述於本文的裝置。 The integrated circuit design unit 3040 of the system 3000 can provide a circuit design for the semiconductor processing system 3010 to manufacture the devices described herein.

系統3000能夠執行涉及各種技術的各種產品之分析及製造。例如,系統3000可設計及產生用於製造CMOS技術、Flash技術、BiCMOS技術及/或各種其他半導體技術之裝置的資料。 The system 3000 can perform analysis and manufacturing of various products involving various technologies. For example, the system 3000 can design and generate data for manufacturing devices in CMOS technology, Flash technology, BiCMOS technology, and/or various other semiconductor technologies.

上述方法可用存儲在非暫時性電腦可讀儲存媒體且由例如運算裝置之處理器執行的指令管控。描述於本文的每個操作可對應至存儲在非暫時性電腦記憶體或電腦可讀儲存媒體的指令。在各種具體實施例中,非暫時性電腦可讀儲存媒體包括磁性或光碟儲存裝置、例如快閃記憶體的固態儲存裝置、或其他非揮發性記憶體裝置或數個裝置。儲存在非暫時性電腦可讀儲存媒體上的電腦可讀指令可為原始碼、組合語言碼、目的碼、或可由一或多個處理器解譯及/或執行的其他指令格式。 The above methods can be controlled by instructions stored in a non-transitory computer-readable storage medium and executed by a processor such as a computing device. Each operation described herein can correspond to instructions stored in non-transitory computer memory or computer-readable storage media. In various embodiments, the non-transitory computer-readable storage medium includes magnetic or optical disk storage devices, solid-state storage devices such as flash memory, or other non-volatile memory devices or several devices. The computer-readable instructions stored on the non-transitory computer-readable storage medium may be source code, combined language code, object code, or other instruction formats that can be interpreted and/or executed by one or more processors.

以上所揭露的特定具體實施例均僅供圖解說明,本發明可由熟諳此藝者在受益於本文的教導後以明顯之不同但等效的方式來修改及實施。例如,可用不同的順序完成以上所提出的製程步驟。此外,除非在以下申請專利範圍中有提及,本發明並不受限於本文所示之構造或設計的細節。因此,顯然可改變或修改以上所揭露的特定具體實施例而所有此類變化都被認為仍然是在本發明的範疇與精神內。因此,本文尋求的保護係如以下提出的申請專利範圍所述。 The specific embodiments disclosed above are for illustrative purposes only, and the present invention can be modified and implemented in obviously different but equivalent ways by those who are familiar with the art and benefit from the teachings herein. For example, the process steps proposed above can be completed in a different order. In addition, unless mentioned in the scope of the following patent applications, the present invention is not limited to the details of the construction or design shown herein. Therefore, it is obvious that the specific embodiments disclosed above can be changed or modified, and all such changes are considered to still be within the scope and spirit of the present invention. Therefore, the protection sought in this article is as described in the scope of the patent application filed below.

2900:方法 2900: method

2910~2991:步驟 2910~2991: steps

Claims (20)

一種半導體裝置,包含:半導體層,包含第一表面及第二表面;聚合物層,包含第一表面及第二表面,其中,該聚合物層之該第一表面靠近該半導體層之該第二表面;模具,包含第一表面及第二表面,其中,該模具之該第一表面靠近該聚合物層之該第二表面;複數個節點,靠近該半導體層之該第一表面設置;天線,設置於該模具之該第二表面上;以及第一傳導元件,藉由穿過該半導體層、該聚合物層及該模具提供在至少一第一節點與該天線之間之電性通訊。 A semiconductor device comprising: a semiconductor layer comprising a first surface and a second surface; a polymer layer comprising a first surface and a second surface, wherein the first surface of the polymer layer is close to the second surface of the semiconductor layer Surface; a mold, including a first surface and a second surface, wherein the first surface of the mold is close to the second surface of the polymer layer; a plurality of nodes are located close to the first surface of the semiconductor layer; an antenna, Disposed on the second surface of the mold; and the first conductive element provides electrical communication between at least one first node and the antenna by passing through the semiconductor layer, the polymer layer and the mold. 如申請專利範圍第1項所述之半導體裝置,其中,該模具有在約500微米至約1000微米之間的厚度。 The semiconductor device described in claim 1, wherein the mold has a thickness between about 500 micrometers and about 1000 micrometers. 如申請專利範圍第1項所述之半導體裝置,進一步包含:接地元件,設置於該聚合物層中或於該聚合物層之該第二表面上;以及第二傳導元件,提供在至少一第二節點與該接地元件之間之電性通訊。 The semiconductor device described in claim 1 further comprises: a ground element provided in the polymer layer or on the second surface of the polymer layer; and a second conductive element provided on at least one Electrical communication between the two nodes and the grounding element. 如申請專利範圍第1項所述之半導體裝置,進一步包含:射頻(RF)濾波器,設置於該模具中;以及第三傳導元件,提供在至少一第三節點與該RF濾波器之間之電性通訊。 The semiconductor device described in claim 1 further includes: a radio frequency (RF) filter disposed in the mold; and a third conductive element provided between at least one third node and the RF filter Electrical communication. 如申請專利範圍第3項所述之半導體裝置,其中,該接地元件係設置於該聚合物層之該第二表面上,且該半導體裝置進一步包含接地屏蔽,該接地屏蔽從該接地元件延伸到該模具之該第二表面且包圍該天線。 The semiconductor device described in claim 3, wherein the ground element is provided on the second surface of the polymer layer, and the semiconductor device further includes a ground shield extending from the ground element to The second surface of the mold surrounds the antenna. 如申請專利範圍第1項所述之半導體裝置,其中,該半導體層包含矽或矽-鍺。 The semiconductor device described in claim 1, wherein the semiconductor layer includes silicon or silicon-germanium. 一種接收器天線陣列及傳送器陣列系統,包含:複數個半導體裝置,其中,各半導體裝置包含:半導體層,包含第一表面及第二表面;聚合物層,包含第一表面及第二表面,其中,該聚合物層之該第一表面靠近該半導體層之該第二表面;模具,包含第一表面及第二表面,其中,該模具之該第一表面靠近該聚合物層之該第二表面;複數個節點,靠近該半導體層之該第一表面設置;天線,設置於該模具之該第二表面上;以及第一傳導元件,藉由穿過該半導體層、該聚合物層及該模具提供在至少一第一節點與該天線之間之電性通訊;其中,該等半導體裝置的第一子集經配置為接收器天線陣列,且該等半導體裝置的第二子集經配置為傳送器天線陣列。 A receiver antenna array and transmitter array system, including: a plurality of semiconductor devices, wherein each semiconductor device includes: a semiconductor layer including a first surface and a second surface; a polymer layer including a first surface and a second surface, Wherein, the first surface of the polymer layer is close to the second surface of the semiconductor layer; the mold includes a first surface and a second surface, wherein the first surface of the mold is close to the second surface of the polymer layer Surface; a plurality of nodes arranged close to the first surface of the semiconductor layer; an antenna arranged on the second surface of the mold; and a first conductive element by passing through the semiconductor layer, the polymer layer and the The mold provides electrical communication between at least one first node and the antenna; wherein the first subset of the semiconductor devices is configured as a receiver antenna array, and the second subset of the semiconductor devices is configured as Transmitter antenna array. 如申請專利範圍第7項所述之接收器天線陣列及傳送器陣列系統,其中,各半導體裝置的該模具有在約500微米至約1000微米之間的厚度。 According to the receiver antenna array and transmitter array system described in item 7 of the scope of patent application, the mold of each semiconductor device has a thickness between about 500 micrometers and about 1000 micrometers. 如申請專利範圍第7項所述之接收器天線陣列及傳送器陣列系統,其中,各半導體裝置進一步包含:接地元件,設置於該聚合物層中或於該聚合物層之該第二表面上;以及第二傳導元件,提供在至少一第二節點與該接地元件之間之電性通訊。 The receiver antenna array and transmitter array system described in claim 7, wherein each semiconductor device further includes: a ground element disposed in the polymer layer or on the second surface of the polymer layer And a second conductive element, providing electrical communication between at least a second node and the ground element. 如申請專利範圍第7項所述之接收器天線陣列及傳送器陣列系統,其中,各半導體裝置進一步包含:射頻(RF)濾波器,設置於該模具中;以及第三傳導元件,提供在至少一第三節點與該RF濾波器之間之電性通訊。 The receiver antenna array and transmitter array system described in claim 7 wherein each semiconductor device further includes: a radio frequency (RF) filter provided in the mold; and a third conductive element provided in at least Electrical communication between a third node and the RF filter. 如申請專利範圍第9項所述之接收器天線陣列及傳送器陣列系統,其中,各半導體裝置之該接地元件係設置於該聚合物層之該第二表面上,且該半導體裝置進一步包含接地屏蔽,該接地屏蔽從該接地元件延伸到該模具之該第二表面且包圍該天線。 The receiver antenna array and transmitter array system described in claim 9, wherein the ground element of each semiconductor device is disposed on the second surface of the polymer layer, and the semiconductor device further includes a ground A shield, the ground shield extends from the ground element to the second surface of the mold and surrounds the antenna. 如申請專利範圍第7項所述之接收器天線陣列及傳送器陣列系統,其中,各半導體裝置的該半導體層包含矽或矽-鍺。 The receiver antenna array and transmitter array system described in the 7th patent application, wherein the semiconductor layer of each semiconductor device includes silicon or silicon-germanium. 如申請專利範圍第7項所述之接收器天線陣列及傳送器陣列系統,其中,該設備經配置以進行有第一波長的RF訊號之接收、傳送或二者,且該等半導體裝置經定位以使靠近之半導體裝置之天線之間的間隔約為該第一波長的一半。 The receiver antenna array and transmitter array system described in claim 7 wherein the device is configured to receive, transmit, or both of RF signals with the first wavelength, and the semiconductor devices are positioned In order to make the distance between the antennas of the adjacent semiconductor devices approximately half of the first wavelength. 一種用於製造半導體裝置之方法,該方法包含:形成包含第一表面及第二表面的半導體層;形成包含第一表面及第二表面的聚合物層,其中,該聚合物層之該第一表面靠近該半導體層之該第二表面;形成包含第一表面及第二表面的模具,其中,該模具之該第一表面靠近該聚合物層之該第二表面;形成靠近該半導體層之該第一表面設置的複數個節點;形成設置於該模具之該第二表面上的天線;以及 藉由穿過該半導體層、該聚合物層及該模具形成提供在至少一第一節點與該天線之間之電性通訊的第一傳導元件。 A method for manufacturing a semiconductor device, the method comprising: forming a semiconductor layer including a first surface and a second surface; forming a polymer layer including the first surface and the second surface, wherein the first surface of the polymer layer The surface is close to the second surface of the semiconductor layer; a mold including a first surface and a second surface is formed, wherein the first surface of the mold is close to the second surface of the polymer layer; the semiconductor layer is formed A plurality of nodes arranged on the first surface; forming an antenna arranged on the second surface of the mold; and A first conductive element that provides electrical communication between at least one first node and the antenna is formed by passing through the semiconductor layer, the polymer layer and the mold. 如申請專利範圍第14項所述之方法,其中,形成該模具的步驟包含:形成該模具以具有從500微米到1000微米之間的厚度。 The method according to claim 14, wherein the step of forming the mold includes: forming the mold to have a thickness ranging from 500 μm to 1000 μm. 如申請專利範圍第14項所述之方法,進一步包含:形成設置於該聚合物層中或於該聚合物層之該第二表面上的接地元件;以及形成提供在至少一第二節點與該接地元件之間之電性通訊的第二傳導元件。 The method described in claim 14 further includes: forming a ground element disposed in the polymer layer or on the second surface of the polymer layer; and forming a ground element provided on at least one second node and the The second conductive element for electrical communication between grounding elements. 如申請專利範圍第14項所述之方法,進一步包含:形成設置於該模具中的射頻(RF)濾波器;以及形成提供在至少一第三節點與該RF濾波器之間之電性通訊的第三傳導元件。 The method according to claim 14, further comprising: forming a radio frequency (RF) filter disposed in the mold; and forming an electrical communication provided between at least one third node and the RF filter The third conductive element. 如申請專利範圍第16項所述之方法,其中,形成該接地元件的步驟包含:形成該接地元件於該聚合物層之該第二表面上,且該方法進一步包含:形成從該接地元件延伸到該模具之該第二表面且包圍該天線的接地屏蔽。 The method according to claim 16, wherein the step of forming the ground element includes: forming the ground element on the second surface of the polymer layer, and the method further includes: forming an extension from the ground element A ground shield to the second surface of the mold and surrounding the antenna. 如申請專利範圍第14項所述之方法,其中,形成該半導體層的步驟包含:從矽-鍺形成該半導體層。 The method according to claim 14, wherein the step of forming the semiconductor layer includes: forming the semiconductor layer from silicon-germanium. 如申請專利範圍第14項所述之方法,進一步包含:形成各自包含該半導體層、該聚合物層、該模具、該複數個節點、該天線、及該第一傳導元件的複數個半導體裝置;以及 配置該複數個半導體裝置的第一子集為接收器天線陣列、配置該複數個半導體裝置的第二子集為傳送器天線陣列,或二者。 The method according to claim 14, further comprising: forming a plurality of semiconductor devices each including the semiconductor layer, the polymer layer, the mold, the plurality of nodes, the antenna, and the first conductive element; as well as The first subset of the plurality of semiconductor devices is configured as a receiver antenna array, the second subset of the plurality of semiconductor devices is configured as a transmitter antenna array, or both.
TW108136394A 2018-10-29 2019-10-08 Methods, apparatus, and system for high-bandwidth on-mold antennas TWI740227B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US16/174,145 2018-10-29
US16/174,145 US10411752B1 (en) 2018-10-29 2018-10-29 Methods, apparatus, and system for high-bandwidth on-mold antennas

Publications (2)

Publication Number Publication Date
TW202038413A TW202038413A (en) 2020-10-16
TWI740227B true TWI740227B (en) 2021-09-21

Family

ID=67844996

Family Applications (2)

Application Number Title Priority Date Filing Date
TW108136394A TWI740227B (en) 2018-10-29 2019-10-08 Methods, apparatus, and system for high-bandwidth on-mold antennas
TW110129793A TWI800893B (en) 2018-10-29 2019-10-08 Methods, apparatus, and system for high-bandwidth on-mold antennas

Family Applications After (1)

Application Number Title Priority Date Filing Date
TW110129793A TWI800893B (en) 2018-10-29 2019-10-08 Methods, apparatus, and system for high-bandwidth on-mold antennas

Country Status (3)

Country Link
US (2) US10411752B1 (en)
DE (1) DE102019216350A1 (en)
TW (2) TWI740227B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10782759B1 (en) 2019-04-23 2020-09-22 Arbor Company, Lllp Systems and methods for integrating batteries with stacked integrated circuit die elements
JP7402357B2 (en) 2020-06-29 2023-12-20 アーバー・カンパニー・エルエルエルピイ Mobile IoT Edge Device Using 3D Die Stacking Reconfigurable Processor Module with Processor Independent 5G Modem
US11637359B2 (en) * 2021-07-02 2023-04-25 The Aerospace Corporation Embedded antennas in integrated circuits, and methods of making and using the same

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104701304A (en) * 2013-12-09 2015-06-10 英特尔公司 Antenna on ceramics for packaged die
US20150194388A1 (en) * 2014-01-07 2015-07-09 Eduard J. Pabst Shielded device packages having antennas and related fabrication methods

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100532435B1 (en) * 2003-05-15 2005-11-30 삼성전자주식회사 Semiconductor memory device comprising storage nodes and resistors and manufacturing method for the same
JP2009164373A (en) * 2008-01-08 2009-07-23 Toshiba Corp Semiconductor device
US8816906B2 (en) 2011-05-05 2014-08-26 Intel Corporation Chip packages including through-silicon via dice with vertically inegrated phased-array antennas and low-frequency and power delivery substrates
US8674883B2 (en) 2011-05-24 2014-03-18 Taiwan Semiconductor Manufacturing Company, Ltd. Antenna using through-silicon via
KR101877878B1 (en) * 2012-06-11 2018-07-13 에스케이하이닉스 주식회사 Semiconductor device with multi―layered storage node and method for fabricating the same
US10403511B2 (en) 2013-01-14 2019-09-03 Intel Corporation Backside redistribution layer patch antenna
KR102065684B1 (en) * 2013-04-24 2020-01-13 삼성전자주식회사 Semiconductor device and method of fabricating the same
US9881908B2 (en) * 2016-01-15 2018-01-30 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated fan-out package on package structure and methods of forming same
CN107785578B (en) 2016-08-25 2019-06-11 宁德时代新能源科技股份有限公司 Positive electrode additive, preparation method thereof, positive plate and lithium ion secondary battery
US9866259B1 (en) * 2016-11-23 2018-01-09 Infineon Technologies Ag Transmitter/receiver module for millimeter wave 5G MIMO communication systems
US10629539B2 (en) * 2017-11-07 2020-04-21 Taiwan Semiconductor Manufacturing Co., Ltd. Package structure and method of fabricating the same

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104701304A (en) * 2013-12-09 2015-06-10 英特尔公司 Antenna on ceramics for packaged die
US20150194388A1 (en) * 2014-01-07 2015-07-09 Eduard J. Pabst Shielded device packages having antennas and related fabrication methods

Also Published As

Publication number Publication date
US10411752B1 (en) 2019-09-10
TWI800893B (en) 2023-05-01
TW202038413A (en) 2020-10-16
DE102019216350A1 (en) 2020-04-30
US10594356B1 (en) 2020-03-17
TW202145486A (en) 2021-12-01

Similar Documents

Publication Publication Date Title
TWI740227B (en) Methods, apparatus, and system for high-bandwidth on-mold antennas
TWI710077B (en) Microelectronic devices designed with efficient partitioning of high frequency communication devices integrated on a package fabric
US11107757B2 (en) Integrated circuit structures in package substrates
EP2705572B1 (en) High performance glass-based 60 ghz / mm-wave phased array antennas and methods of making same
US10455308B2 (en) Die with integrated microphone device using through-silicon vias (TSVs)
US9490220B2 (en) Redistribution structures for microfeature workpieces
US11658418B2 (en) Microelectronic devices designed with mold patterning to create package-level components for high frequency communication systems
WO2014110273A1 (en) Backside redistribution layer patch antenna
Valenta et al. Design and experimental evaluation of compensated bondwire interconnects above 100 GHz
US20210066265A1 (en) Tunable capacitor arrangements in integrated circuit package substrates
Jin et al. Antenna-in-package design based on wafer-level packaging with through silicon via technology
CN109951157B (en) Method, apparatus and system for a frequency doubler of a millimeter wave device
US11621192B2 (en) Inorganic dies with organic interconnect layers and related structures
US20170154859A1 (en) Antenna assembly for wafer level packaging
TW202137436A (en) Package comprising a substrate having a via wall configured as a shield
US20210066184A1 (en) Capacitor-wirebond pad structures for integrated circuit packages
CN107925161B (en) Apparatus for crosstalk and interference reduction for high frequency wireless interconnects
Hong et al. A multiband, compact, and full-duplex beam scanning antenna transceiver system operating from 10 to 35 GHz
CN114156654A (en) Antenna device and antenna device manufacturing method
Babakhani et al. Mm-wave phased arrays in silicon with integrated antennas
Ojefors et al. Compact micromachined dipole antenna for 24 GHz differential SiGe integrated circuits
Herrault Heterogeneous Integration Technologies for Next-Generation RF and mm-Wave Subsystems
TWI764219B (en) Transmitter unit suitable for millimeter-wave devices
US20230354507A1 (en) High-frequency circuit board and antenna module
US11658403B2 (en) Device, package and/or substrate comprising curved antenna