TWI738590B - Display panel - Google Patents

Display panel Download PDF

Info

Publication number
TWI738590B
TWI738590B TW109144494A TW109144494A TWI738590B TW I738590 B TWI738590 B TW I738590B TW 109144494 A TW109144494 A TW 109144494A TW 109144494 A TW109144494 A TW 109144494A TW I738590 B TWI738590 B TW I738590B
Authority
TW
Taiwan
Prior art keywords
electrode
slit
alignment
substrate
pixel
Prior art date
Application number
TW109144494A
Other languages
Chinese (zh)
Other versions
TW202225803A (en
Inventor
甄力民
曹福君
王奕筑
賴呈暐
鄭偉成
Original Assignee
友達光電股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 友達光電股份有限公司 filed Critical 友達光電股份有限公司
Priority to TW109144494A priority Critical patent/TWI738590B/en
Priority to CN202110517073.8A priority patent/CN113219733B/en
Application granted granted Critical
Publication of TWI738590B publication Critical patent/TWI738590B/en
Publication of TW202225803A publication Critical patent/TW202225803A/en

Links

Images

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1343Electrodes
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1337Surface-induced orientation of the liquid crystal molecules, e.g. by alignment layers
    • G02F1/133707Structures for producing distorted electric fields, e.g. bumps, protrusions, recesses, slits in pixel electrodes
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1343Electrodes
    • G02F1/134309Electrodes characterised by their geometrical arrangement

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Liquid Crystal (AREA)
  • Geometry (AREA)
  • Spectroscopy & Molecular Physics (AREA)

Abstract

A display panel including a first substrate, a pixel unit, a second substrate and a display medium layer is provided. The second substrate is disposed on the first substrate. The display medium layer is disposed between the first substrate and the second substrate. The pixel unit is arranged on the first substrate. The pixel unit includes a pixel electrode. The pixel electrode has a first slit and a second slit. The first slit extends in a first direction. The second slit extends in a second direction. The first direction is not parallel to the second direction. One end of the first slit is connected to one end of the second slit.

Description

顯示面板Display panel

本發明是有關於一種電子裝置,且特別是有關於一種顯示面板。The present invention relates to an electronic device, and particularly relates to a display panel.

隨著顯示技術不斷的推陳出新,顯示裝置中的畫素結構也持續在改良。以目前被廣泛應用的液晶顯示裝置而言,畫素結構如何達到高穿透率一直都是業界關注的議題。As the display technology continues to evolve, the pixel structure in the display device is also continuously improved. With regard to the currently widely used liquid crystal display devices, how the pixel structure achieves high transmittance has always been a topic of concern in the industry.

本發明提供一種顯示面板,其具有較佳的顯示效果。The present invention provides a display panel, which has a better display effect.

本發明的顯示面板包括第一基板、畫素單元、第二基板以及顯示介質層。第二基板位於第一基板上。顯示介質層位於第一基板與第二基板之間。畫素單元設置於第一基板上。畫素單元包括畫素電極。畫素電極具有第一狹縫與第二狹縫。第一狹縫沿第一方向延伸。第二狹縫沿第二方向延伸。第一方向不平行於第二方向。第一狹縫的一端相連於第二狹縫的一端。The display panel of the present invention includes a first substrate, a pixel unit, a second substrate, and a display medium layer. The second substrate is located on the first substrate. The display medium layer is located between the first substrate and the second substrate. The pixel unit is arranged on the first substrate. The pixel unit includes pixel electrodes. The pixel electrode has a first slit and a second slit. The first slit extends in the first direction. The second slit extends in the second direction. The first direction is not parallel to the second direction. One end of the first slit is connected to one end of the second slit.

基於上述,本發明藉由具有第一狹縫及第二狹縫的畫素電極的圖案設計,可以使顯示面板具有較佳的顯示效果。Based on the above, the present invention can enable the display panel to have a better display effect through the pattern design of the pixel electrodes having the first slit and the second slit.

為讓本發明的上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。如本領域技術人員將認識到的,可以以各種不同的方式修改所描述的實施例,而不脫離本發明的精神或範圍。In order to make the above-mentioned features and advantages of the present invention more comprehensible, the following specific embodiments are described in detail in conjunction with the accompanying drawings. As those skilled in the art would realize, the described embodiments may be modified in various different ways without departing from the spirit or scope of the present invention.

在附圖中,為了清楚起見,放大了各元件等的厚度。在整個說明書中,相同的附圖標記表示相同的元件。應當理解,當諸如層、膜、區域或基板的元件被稱為在“另一元件上”、或“連接到另一元件”、“重疊於另一元件”時,其可以直接在另一元件上或與另一元件連接,或者中間元件可以也存在。相反,當元件被稱為“直接在另一元件上”或 “直接連接到”另一元件時,不存在中間元件。如本文所使用的,“連接”可以指物理及/或電連接。In the drawings, the thickness of each element and the like are exaggerated for clarity. Throughout the specification, the same reference numerals denote the same elements. It should be understood that when an element such as a layer, film, region, or substrate is referred to as being “on”, “connected to,” or “overlapped on another element”, it may be directly on the other element. On or connected to another element, or intermediate elements may also be present. In contrast, when an element is referred to as being "directly on" or "directly connected to" another element, there are no intervening elements. As used herein, "connected" can refer to physical and/or electrical connections.

應當理解,儘管術語“第一”、“第二”、“第三”等在本文中可以用於描述各種元件、部件、區域、層及/或部分,但是這些元件、部件、區域、及/或部分不應受這些術語的限制。這些術語僅用於將一個元件、部件、區域、層或部分與另一個元件、部件、區域、層或部分區分開。因此,下面討論的“第一元件”、“部件”、“區域”、“層”、或“部分”可以被稱為第二元件、部件、區域、層或部分而不脫離本文的教導。It should be understood that although the terms "first", "second", "third", etc. may be used herein to describe various elements, components, regions, layers and/or parts, these elements, components, regions, and/or Or part should not be restricted by these terms. These terms are only used to distinguish one element, component, region, layer or section from another element, component, region, layer or section. Therefore, the “first element,” “component,” “region,” “layer,” or “portion” discussed below may be referred to as a second element, component, region, layer or section without departing from the teachings herein.

這裡使用的術語僅僅是為了描述特定實施例的目的,而不是限制性的。如本文所使用的,除非內容清楚地指示,否則單數形式“一”、“一個”和“該”旨在包括複數形式,包括“至少一個”。“或”表示“及/或”。如本文所使用的,術語“及/或”包括一個或多個相關所列項目的任何和所有組合。還應當理解,當在本說明書中使用時,術語“包括”及/或“包括”指定所述特徵、區域、整體、步驟、操作、元件的存在及/或部件,但不排除一個或多個其它特徵、區域整體、步驟、操作、元件、部件及/或其組合的存在或添加。The terminology used here is only for the purpose of describing specific embodiments and is not restrictive. As used herein, unless the content clearly indicates otherwise, the singular forms "a", "an" and "the" are intended to include plural forms, including "at least one." "Or" means "and/or". As used herein, the term "and/or" includes any and all combinations of one or more of the related listed items. It should also be understood that when used in this specification, the terms "including" and/or "including" designate the presence of the features, regions, wholes, steps, operations, elements, and/or components, but do not exclude one or more The existence or addition of other features, regions as a whole, steps, operations, elements, components, and/or combinations thereof.

此外,諸如“下”或“底部”和“上”或“頂部”的相對術語可在本文中用於描述一個元件與另一元件的關係,如圖所示。應當理解,相對術語旨在包括除了圖中所示的方位之外的裝置的不同方位。例如,如果一個附圖中的裝置翻轉,則被描述為在其他元件的“下”側的元件將被定向在其他元件的“上”側。因此,示例性術語“下”可以包括“下”和“上”的取向,取決於附圖的特定取向。類似地,如果一個附圖中的裝置翻轉,則被描述為在其它元件“下方”或“下方”的元件將被定向為在其它元件 “上方”。因此,示例性術語“下面”或“下面”可以包括上方和下方的取向。In addition, relative terms such as "lower" or "bottom" and "upper" or "top" may be used herein to describe the relationship between one element and another element, as shown in the figure. It should be understood that relative terms are intended to include different orientations of the device in addition to the orientation shown in the figures. For example, if the device in one figure is turned over, elements described as being on the "lower" side of other elements will be oriented on the "upper" side of the other elements. Therefore, the exemplary term "lower" may include an orientation of "lower" and "upper", depending on the specific orientation of the drawing. Similarly, if the device in one figure is turned over, elements described as "below" or "beneath" other elements will be oriented "above" the other elements. Thus, the exemplary terms "below" or "below" can include an orientation of above and below.

本文使用的“大致上”、或“基本上”包括所述值和在本領域普通技術人員確定的特定值的可接受的偏差範圍內的平均值,考慮到所討論的測量和與測量相關的誤差的特定數量(即,測量系統的限制)。例如,“約”可以表示在所述值的一個或多個標準偏差內,或±30%、±20%、±10%、±5%內。As used herein, "substantially" or "substantially" includes the stated value and the average value within the acceptable deviation range of the specific value determined by a person of ordinary skill in the art, taking into account the measurement in question and the measurement related The specific amount of error (ie, the limit of the measurement system). For example, "about" can mean within one or more standard deviations of the stated value, or within ±30%, ±20%, ±10%, ±5%.

除非另有定義,本文使用的所有術語(包括技術和科學術語)具有與本發明所屬領域的普通技術人員通常理解的相同的含義。將進一步理解的是,諸如在通常使用的字典中定義的那些術語應當被解釋為具有與它們在相關技術和本發明的上下文中的含義一致的含義,並且將不被解釋為理想化的或過度正式的意義,除非本文中明確地這樣定義。Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by those of ordinary skill in the art to which the present invention belongs. It will be further understood that terms such as those defined in commonly used dictionaries should be interpreted as having meanings consistent with their meanings in the context of related technologies and the present invention, and will not be interpreted as idealized or excessive The formal meaning, unless explicitly defined as such in this article.

本文參考作為理想化實施例的示意圖的截面圖來描述示例性實施例。因此,可以預期到作為例如製造技術及/或公差的結果的圖示的形狀變化。因此,本文所述的實施例不應被解釋為限於如本文所示的區域的特定形狀,而是包括例如由製造導致的形狀偏差。例如,示出或描述為平坦的區域通常可以具有粗糙及/或非線性特徵。此外,所示的銳角可以是圓的。因此,圖中所示的區域本質上是示意性的,並且它們的形狀不是旨在示出區域的精確形狀,並且不是旨在限制權利要求的範圍。The exemplary embodiments are described herein with reference to cross-sectional views that are schematic diagrams of idealized embodiments. Therefore, a change in the shape of the diagram as a result of, for example, manufacturing technology and/or tolerances can be expected. Therefore, the embodiments described herein should not be interpreted as being limited to the specific shape of the area as shown herein, but include, for example, shape deviations caused by manufacturing. For example, regions shown or described as flat may generally have rough and/or non-linear characteristics. In addition, the acute angles shown may be rounded. Therefore, the regions shown in the figures are schematic in nature, and their shapes are not intended to show the precise shape of the regions, and are not intended to limit the scope of the claims.

圖1A至圖1D是依照本發明的第一實施例的一種顯示面板的部分上視示意圖。圖1E是依照本發明的第一實施例的一種顯示面板的部分剖視示意圖。舉例而言,圖1A可以顯示面板100中的一個畫素單元PU1及其附近區域的上視示意圖;或是,對應於圖1E中區域R1的部分膜層的上視示意圖。圖1B可以是對應於圖1A中的一膜層(如:第一圖案化導電層M1)的上視示意圖。圖1C可以是對應於圖1A中的一膜層(如:第二圖案化導電層M2)的上視示意圖。圖1D可以是對應於圖1A中的一膜層(如:第三圖案化導電層M3)的上視示意圖。1A to 1D are schematic partial top views of a display panel according to the first embodiment of the present invention. FIG. 1E is a schematic partial cross-sectional view of a display panel according to the first embodiment of the present invention. For example, FIG. 1A may show a schematic top view of a pixel unit PU1 and its surrounding area in the panel 100; or, a schematic top view of a part of the film layer corresponding to the area R1 in FIG. 1E. FIG. 1B may be a schematic top view corresponding to a film layer (eg, the first patterned conductive layer M1) in FIG. 1A. FIG. 1C may be a schematic top view corresponding to a film layer (eg, the second patterned conductive layer M2) in FIG. 1A. FIG. 1D may be a schematic top view corresponding to a film layer (eg, the third patterned conductive layer M3) in FIG. 1A.

請參照圖1A及圖1E,顯示面板100包括第一基板181、畫素單元PU1、顯示介質層183以及第二基板182。第一基板181可與第二基板182上下組立以將顯示介質層183夾於第一基板181與第二基板182間。畫素單元PU1可以配置於第一基板181的表面181a上。舉例而言,第一基板181的表面181a上可以設置有元件層184。前述的元件層184可以包括對應的導電層(不限定層數;如:圖1B中所繪示的第一圖案化導電層M1、圖1B中所繪示的第二圖案化導電層M2及/或圖1C中所繪示的第三圖案化導電層M3)、絕緣層(不限定層數;如:前述導電層之間的絕緣層)及/或半導體層(不限定層數)。前述導電層、前述絕緣層及/或前述半導體層可以藉由一般常用的半導體製程所形成,故於此不加以贅述。畫素單元PU1可以由前述導電層的至少其中之一的至少一部分、前述絕緣層的至少其中之一的至少一部分及/或前述半導體層的至少其中之一的至少一部分所構成。畫素單元PU1可以用於形成驅動電場來驅動夾在第一基板181與第二基板182之間的顯示介質層183而顯示畫面。1A and 1E, the display panel 100 includes a first substrate 181, a pixel unit PU1, a display medium layer 183, and a second substrate 182. The first substrate 181 and the second substrate 182 can be assembled up and down to sandwich the display medium layer 183 between the first substrate 181 and the second substrate 182. The pixel unit PU1 may be disposed on the surface 181a of the first substrate 181. For example, an element layer 184 may be provided on the surface 181a of the first substrate 181. The aforementioned element layer 184 may include corresponding conductive layers (the number of layers is not limited; for example: the first patterned conductive layer M1 shown in FIG. 1B, the second patterned conductive layer M2 shown in FIG. 1B, and/ Or the third patterned conductive layer M3 shown in FIG. 1C), an insulating layer (the number of layers is not limited; for example, the insulating layer between the aforementioned conductive layers), and/or the semiconductor layer (the number of layers is not limited). The aforementioned conductive layer, the aforementioned insulating layer and/or the aforementioned semiconductor layer can be formed by a commonly used semiconductor manufacturing process, so it will not be repeated here. The pixel unit PU1 may be composed of at least a part of at least one of the aforementioned conductive layers, at least a part of at least one of the aforementioned insulating layers, and/or at least a part of at least one of the aforementioned semiconductor layers. The pixel unit PU1 can be used to form a driving electric field to drive the display medium layer 183 sandwiched between the first substrate 181 and the second substrate 182 to display a picture.

在一實施例中,位於第一基板181的表面181a上的膜層可以構成對應的主動元件140(如:電晶體)、被動元件(如:電容)及/或對應的導線,但本發明不限於此。在一實施例中,第一基板181(或;更包括位於其上的膜層)可以被稱為陣列基板(array substrate),但本發明不限於此。In one embodiment, the film layer on the surface 181a of the first substrate 181 may constitute the corresponding active element 140 (e.g., transistor), passive element (e.g., capacitor) and/or corresponding wire, but the present invention does not Limited to this. In an embodiment, the first substrate 181 (or; further including a film layer on it) may be referred to as an array substrate, but the present invention is not limited thereto.

在一實施例中,第二基板182可以包括對應的光學膜或光學片。也就是說,第二基板182可以包括對應的基材及位於基材上的對應膜層。舉例而言,第二基板182例如是具有紅色濾光膜(未繪示)、綠色濾光膜(未繪示)、藍色濾光膜(未繪示)、對應的遮光層(未繪示)、對應的偏光片(未繪示)及對應的遮光層(未繪示)的彩色濾光片。在一實施例中,可以藉由對應顏色的濾光膜,而使畫素單元100在畫素單元PU1所對應的區域具有對應的出光顏色。在一實施例中,第二基板182可以類似於一般顯示裝置常用的彩色濾光板(color filter substrate),但本發明不限於此。在一實施例中,第二基板182可以包括對應的可透光導電膜。在一實施例中,第二基板182所包括的可透光導電膜的至少一部分可以作為電極。In an embodiment, the second substrate 182 may include a corresponding optical film or optical sheet. That is, the second substrate 182 may include a corresponding base material and a corresponding film layer on the base material. For example, the second substrate 182 has a red filter film (not shown), a green filter film (not shown), a blue filter film (not shown), and a corresponding light-shielding layer (not shown). ), the corresponding polarizer (not shown) and the corresponding color filter of the light shielding layer (not shown). In an embodiment, the pixel unit 100 can have a corresponding light emission color in the area corresponding to the pixel unit PU1 by using a filter film of a corresponding color. In an embodiment, the second substrate 182 may be similar to a color filter substrate commonly used in general display devices, but the present invention is not limited thereto. In an embodiment, the second substrate 182 may include a corresponding light-transmissive conductive film. In an embodiment, at least a part of the light-transmissive conductive film included in the second substrate 182 may serve as an electrode.

在本實施例中,顯示介質層183可以包括液晶,但本發明不限於此。在一實施例中,在厚度方向D3上,顯示介質層183可以具有第一厚度183h。在一實施例中,顯示介質層183的第一厚度183h大約可以對應於第一基板181(或;更包括鍍覆於其上的膜層)與第二基板182(或;更包括鍍覆於其上的膜層)之間的距離。在一實施例中,若顯示面板100為液晶顯示面板,則顯示介質層183的第一厚度183h可以被稱為液晶間隙(Liquid Crystal Cell Gap)。在一實施例中,第一厚度183h約為2.4微米至3.8微米,但本發明不限於此。In this embodiment, the display medium layer 183 may include liquid crystal, but the present invention is not limited thereto. In an embodiment, in the thickness direction D3, the display medium layer 183 may have a first thickness 183h. In an embodiment, the first thickness 183h of the display medium layer 183 may approximately correspond to the first substrate 181 (or; further including the film layer plated thereon) and the second substrate 182 (or; further including the film layer plated thereon). The distance between the film layer on it). In an embodiment, if the display panel 100 is a liquid crystal display panel, the first thickness 183h of the display medium layer 183 may be referred to as a liquid crystal cell gap (Liquid Crystal Cell Gap). In one embodiment, the first thickness 183h is about 2.4 μm to 3.8 μm, but the invention is not limited thereto.

畫素單元PU1可以包括第一訊號線151、第二訊號線152、主動元件140、畫素電極110以及配向電極120。第一訊號線151大致上可以沿第一方向D1延伸。第二訊號線152大致上可以沿第二方向D2延伸。第一方向D1不平行於第二方向D2。主動元件140包括源極141、汲極142、閘極143以及通道144。第一訊號線151電性連接於閘極143。第二訊號線152電性連接於源極141。畫素電極110可以藉由導電通孔(conductive via)VIA電性連接於汲極142。當主動元件140受到第一訊號線151的電訊號控制而開啟時,主動元件140可允許源極141與汲極142之間的訊號傳輸,因此第二訊號線152上的電訊號可以透過源極141與汲極142輸入至畫素電極110,從而讓畫素電極110產生需要的電場。The pixel unit PU1 may include a first signal line 151, a second signal line 152, an active device 140, a pixel electrode 110, and an alignment electrode 120. The first signal line 151 may extend substantially along the first direction D1. The second signal line 152 may extend substantially along the second direction D2. The first direction D1 is not parallel to the second direction D2. The active device 140 includes a source 141, a drain 142, a gate 143 and a channel 144. The first signal line 151 is electrically connected to the gate electrode 143. The second signal line 152 is electrically connected to the source 141. The pixel electrode 110 may be electrically connected to the drain electrode 142 through a conductive via VIA. When the active element 140 is controlled by the electrical signal of the first signal line 151 to be turned on, the active element 140 can allow the signal transmission between the source 141 and the drain 142, so the electrical signal on the second signal line 152 can pass through the source The 141 and the drain 142 are input to the pixel electrode 110, so that the pixel electrode 110 generates a required electric field.

在一實施例中,第一訊號線151可以被稱為掃描線,第二訊號線152可以被稱為資料線,但本發明不限於此。In an embodiment, the first signal line 151 may be called a scan line, and the second signal line 152 may be called a data line, but the invention is not limited thereto.

在一實施例中,第一方向D1可以基本上垂直於第二方向D2,但本發明不以此為限。In an embodiment, the first direction D1 may be substantially perpendicular to the second direction D2, but the invention is not limited thereto.

在本實施例中,閘極143以及第一訊號線151可以為相同的導電層(如:第一圖案化導電層M1),但本發明不限於此。在一實施例中,基於導電性的考量,第一圖案化導電層M1的材質可以包括金屬,但本發明不限於此。In this embodiment, the gate electrode 143 and the first signal line 151 may be the same conductive layer (for example, the first patterned conductive layer M1), but the invention is not limited thereto. In an embodiment, based on the consideration of conductivity, the material of the first patterned conductive layer M1 may include metal, but the present invention is not limited thereto.

在本實施例中,源極141、汲極142以及第二訊號線152可以為相同的導電層(如:第二圖案化導電層M2),但本發明不限於此。在一實施例中,基於導電性的考量,第二圖案化導電層M2的材質可以包括金屬,但本發明不限於此。In this embodiment, the source 141, the drain 142, and the second signal line 152 may be the same conductive layer (for example, the second patterned conductive layer M2), but the invention is not limited thereto. In an embodiment, based on the consideration of conductivity, the material of the second patterned conductive layer M2 may include metal, but the present invention is not limited thereto.

在厚度方向D3(如:平行於圖1A至圖1E中所繪示的面視方向;或,為垂直於第一基板181的表面181a的方向)上,配向電極120大致上沿著畫素電極110的至少一邊緣配置。配向電極120與畫素電極110實體上分離。In the thickness direction D3 (e.g., parallel to the plane view direction shown in FIGS. 1A to 1E; or, a direction perpendicular to the surface 181a of the first substrate 181), the alignment electrode 120 is substantially along the pixel electrode At least one edge configuration of 110. The alignment electrode 120 is physically separated from the pixel electrode 110.

請參照圖1D,畫素電極110的輪廓可以至少由第一邊S1、第二邊S2、第三邊S3與第四邊S4圍繞而成。在此,第一邊S1、第二邊S2、第三邊S3與第四邊S4例如以逆時針方向依序排列。第一邊S1及/或第三邊S3基本上大致上可以沿著第二方向D2延伸。第二邊S2及/或第四邊S4大致上可以沿著第一方向D1延伸。相較於第四邊S4,第二邊S2較接近電性連接於畫素電極110的主動元件140。1D, the outline of the pixel electrode 110 may be at least surrounded by a first side S1, a second side S2, a third side S3, and a fourth side S4. Here, the first side S1, the second side S2, the third side S3, and the fourth side S4 are sequentially arranged in a counterclockwise direction, for example. The first side S1 and/or the third side S3 may substantially extend along the second direction D2. The second side S2 and/or the fourth side S4 may extend substantially along the first direction D1. Compared with the fourth side S4, the second side S2 is closer to the active device 140 electrically connected to the pixel electrode 110.

在本實施例中,第一邊S1的尺寸及/或第三邊S3的尺寸大於第二邊S2的尺寸及/或第四邊S4的尺寸。在一實施例中,畫素電極110大致上相同或相似於矩形圖案,但本發明不以此為限。In this embodiment, the size of the first side S1 and/or the size of the third side S3 is larger than the size of the second side S2 and/or the size of the fourth side S4. In one embodiment, the pixel electrode 110 is substantially the same or similar to a rectangular pattern, but the invention is not limited to this.

畫素電極110具有第一狹縫111與第二狹縫112。第一狹縫111大致上沿著第二方向D2延伸。於第二方向D2上,第一狹縫111具有彼此相對的第一末端111a及第三末端111b。第二狹縫112大致上沿著第一方向D1延伸。於第一方向D1上,第二狹縫112具有彼此相對的第二末端112a及第四末端112b。第一狹縫111的第一末端111a相連於第二狹縫112的第二末端112a。也就是說,第一狹縫111與第二狹縫112所構成的開口區域大致上呈現L型。The pixel electrode 110 has a first slit 111 and a second slit 112. The first slit 111 extends substantially along the second direction D2. In the second direction D2, the first slit 111 has a first end 111a and a third end 111b opposite to each other. The second slit 112 extends substantially along the first direction D1. In the first direction D1, the second slit 112 has a second end 112a and a fourth end 112b opposite to each other. The first end 111 a of the first slit 111 is connected to the second end 112 a of the second slit 112. In other words, the opening area formed by the first slit 111 and the second slit 112 is substantially L-shaped.

在本實施例中,第一狹縫111及/或第二狹縫112可以是狹長狀的開口。也就是說,第一狹縫111及第二狹縫112基本上可以構成L型狹縫。在一實施例中,藉由調整前述L型狹縫的方位,可以使液晶材料具有對應的配向方向。In this embodiment, the first slit 111 and/or the second slit 112 may be elongated openings. In other words, the first slit 111 and the second slit 112 can basically form an L-shaped slit. In one embodiment, by adjusting the orientation of the aforementioned L-shaped slit, the liquid crystal material can have a corresponding alignment direction.

在本實施例中,第一狹縫111較接近第一邊S1而較遠離第三邊S3,但本發明不限於此。In this embodiment, the first slit 111 is closer to the first side S1 and farther from the third side S3, but the invention is not limited to this.

在本實施例中,第一狹縫111的第一末端111a較接近第二邊S2且而較遠離第四邊S4,但本發明不限於此。In this embodiment, the first end 111a of the first slit 111 is closer to the second side S2 and farther from the fourth side S4, but the invention is not limited to this.

在本實施例中,第二狹縫112較接近第二邊S2而較遠離第四邊S4,但本發明不限於此。In this embodiment, the second slit 112 is closer to the second side S2 and farther from the fourth side S4, but the invention is not limited to this.

在本實施例中,第二狹縫112的第二末端112a較接近第一邊S1且而較遠離第三邊S3,但本發明不限於此。In this embodiment, the second end 112a of the second slit 112 is closer to the first side S1 and farther from the third side S3, but the invention is not limited to this.

在本實施例中,第二狹縫112的第四末端112b不位於第三邊S3上。也就是說,第二狹縫112的第四末端112b與第三邊S3之間具有對應的間距。In this embodiment, the fourth end 112b of the second slit 112 is not located on the third side S3. In other words, there is a corresponding distance between the fourth end 112b of the second slit 112 and the third side S3.

在本實施例中,第一狹縫111的第二末端112a不位於第四邊S4上。也就是說,第一狹縫111的第一末端111a與第四邊S4之間具有對應的間距。In this embodiment, the second end 112a of the first slit 111 is not located on the fourth side S4. In other words, there is a corresponding distance between the first end 111a of the first slit 111 and the fourth side S4.

在本實施例中,畫素電極110僅具有第一狹縫111與第二狹縫112。也就是說,在第一邊S1、第二邊S2、第三邊S3與第四邊S4所圍繞的範圍內的開口區域可以僅由第一狹縫111與第二狹縫112所構成。In this embodiment, the pixel electrode 110 only has a first slit 111 and a second slit 112. In other words, the opening area in the range surrounded by the first side S1, the second side S2, the third side S3, and the fourth side S4 may only be constituted by the first slit 111 and the second slit 112.

請參照圖1D,配向電極120可以包括第一配向部分121、第二配向部分122、第三配向部分123及第四配向部分124。配向電極120的第一配向部分121對應於畫素電極110的第一邊S1。配向電極120的第二配向部分122對應於畫素電極110的第二邊S2。配向電極120的第三配向部分123對應於畫素電極110的第三邊S3。配向電極120的第四配向部分124對應於畫素電極110的第四邊S4。1D, the alignment electrode 120 may include a first alignment portion 121, a second alignment portion 122, a third alignment portion 123, and a fourth alignment portion 124. The first alignment portion 121 of the alignment electrode 120 corresponds to the first side S1 of the pixel electrode 110. The second alignment portion 122 of the alignment electrode 120 corresponds to the second side S2 of the pixel electrode 110. The third alignment portion 123 of the alignment electrode 120 corresponds to the third side S3 of the pixel electrode 110. The fourth alignment portion 124 of the alignment electrode 120 corresponds to the fourth side S4 of the pixel electrode 110.

在本實施例中,當畫素單元PU1應用於液晶顯示裝置時,藉由一電極搭配配向電極120可以用於定義液晶材料的配向。舉例來說,第二基板182上的一電極與配向電極120可以分別被輸入對應的電壓(其電壓差可被稱為:固化電壓(Curing Voltage)),而在第二基板182上的一電極與配向電極120之間產生電場使得液晶材料大致上沿著配向方向(orientation direction)呈現特定的排列及/或傾斜(tilt)。在液晶材料呈現特定排列及/或傾斜的狀態下,可進行適宜的固化程序(如:光固化及/或熱固化),以將配向材料固化於液晶層周邊。如此一來,液晶層後續被驅動以進行顯示時可以在配向層的配向作用之下傾倒與排列,從而達到對應的顯示效果。以圖1A為例,液晶材料呈現排列及/或傾斜的方向於表面181a上的投影大致上平行於配向方向DA。配向方向DA大致上從第一狹縫111及第二狹縫112的相連處(如:第一狹縫111的第一末端111a及/或第二狹縫112的第二末端112a)向遠離於前述相連處的方向延伸。又舉例來說,藉由畫素電極110搭配配向電極120也可能可以用於定義液晶材料的配向。In this embodiment, when the pixel unit PU1 is applied to a liquid crystal display device, the alignment of an electrode 120 can be used to define the alignment of the liquid crystal material. For example, an electrode on the second substrate 182 and the alignment electrode 120 may be respectively input with corresponding voltages (the voltage difference may be referred to as: Curing Voltage), and an electrode on the second substrate 182 An electric field is generated between the alignment electrode 120 and the liquid crystal material substantially along the orientation direction (orientation direction) to present a specific arrangement and/or tilt (tilt). When the liquid crystal material exhibits a specific arrangement and/or tilt, a suitable curing procedure (such as light curing and/or thermal curing) can be performed to cure the alignment material on the periphery of the liquid crystal layer. In this way, when the liquid crystal layer is subsequently driven for display, it can be tilted and arranged under the alignment effect of the alignment layer, so as to achieve a corresponding display effect. Taking FIG. 1A as an example, the projection of the liquid crystal material on the surface 181a in the direction in which the liquid crystal material is arranged and/or inclined is substantially parallel to the alignment direction DA. The alignment direction DA is substantially away from the connection between the first slit 111 and the second slit 112 (eg: the first end 111a of the first slit 111 and/or the second end 112a of the second slit 112) The direction of the aforementioned connection extends. For another example, the pixel electrode 110 and the alignment electrode 120 may also be used to define the alignment of the liquid crystal material.

在本實施例中,畫素電極110以及配向電極120可以為相同的導電層(如:第三圖案化導電層M3),但本發明不限於此。在一實施例中,基於導電及透光性的考量,第三圖案化導電層M3的材質可以包括氧化鋅(ZnO)、氧化錫(SnO)、氧化銦鋅(Indium-Zinc Oxide;IZO)、氧化鎵鋅(Gallium-Zinc Oxide;GZO)、氧化鋅錫(Zinc-Tin Oxide;ZTO)或氧化銦錫(Indium-Tin Oxide;ITO)、上述之組合或堆疊、或其他適宜的可透光導電材質,但本發明不限於此。In this embodiment, the pixel electrode 110 and the alignment electrode 120 may be the same conductive layer (for example, the third patterned conductive layer M3), but the invention is not limited to this. In one embodiment, based on the consideration of conductivity and light transmittance, the material of the third patterned conductive layer M3 may include zinc oxide (ZnO), tin oxide (SnO), indium-zinc oxide (IZO), Gallium-Zinc Oxide (GZO), Zinc-Tin Oxide (ZTO) or Indium-Tin Oxide (ITO), a combination or stack of the above, or other suitable light-transmissive conductive Material, but the present invention is not limited to this.

在本實施例中,於第二方向D2上,畫素電極110中較遠離第二狹縫112的側邊與配向電極120之間具有第四間距L4。舉例而言,於第二方向D2上,畫素電極110的第四邊S4與配向電極120的第四配向部分124之間具有第四間距L4。第四間距可以大於或等於3.5微米,且小於或等於4.5微米。在一實施例中,藉由上述的方式,可以使配向電極120與畫素電極110之間產生電場具有較佳的品質(如:強度及/或方向上的均勻性)。In this embodiment, in the second direction D2, there is a fourth distance L4 between the side of the pixel electrode 110 farther from the second slit 112 and the alignment electrode 120. For example, in the second direction D2, there is a fourth distance L4 between the fourth side S4 of the pixel electrode 110 and the fourth alignment portion 124 of the alignment electrode 120. The fourth pitch may be greater than or equal to 3.5 microns and less than or equal to 4.5 microns. In one embodiment, by the above-mentioned method, the electric field generated between the alignment electrode 120 and the pixel electrode 110 can have better quality (such as intensity and/or uniformity in direction).

在本實施例中,於第一方向D1上,畫素電極110中較接近第一狹縫111的側邊與配向電極120之間具有第一間距L1。舉例而言,於第一方向D1上,畫素電極110的第一邊S1與配向電極120的第一配向部分121之間具有第一間距L1。第一間距大於或等於5微米。在一實施例中,藉由上述的方式,可以使配向電極120與畫素電極110之間產生電場具有較佳的品質(如:強度及/或方向上的均勻性)。In this embodiment, in the first direction D1, there is a first distance L1 between the side of the pixel electrode 110 closer to the first slit 111 and the alignment electrode 120. For example, in the first direction D1, there is a first distance L1 between the first side S1 of the pixel electrode 110 and the first alignment portion 121 of the alignment electrode 120. The first distance is greater than or equal to 5 microns. In one embodiment, by the above-mentioned method, the electric field generated between the alignment electrode 120 and the pixel electrode 110 can have better quality (such as intensity and/or uniformity in direction).

在本實施例中,於第一方向D1上,畫素電極110中較遠離第一狹縫111的側邊與配向電極120之間具有第三間距L3。舉例而言,於第一方向D1上,畫素電極110的第三邊S3與配向電極120的第三配向部分123之間具有第三間距L3。第三間距L3大於或等於1.5微米,且小於或等於2.5微米。在一實施例中,藉由上述的方式,可以使配向電極120與畫素電極110之間產生電場具有較佳的品質(如:強度及/或方向上的均勻性)。In this embodiment, in the first direction D1, there is a third distance L3 between the side of the pixel electrode 110 farther from the first slit 111 and the alignment electrode 120. For example, in the first direction D1, there is a third distance L3 between the third side S3 of the pixel electrode 110 and the third alignment portion 123 of the alignment electrode 120. The third distance L3 is greater than or equal to 1.5 micrometers and less than or equal to 2.5 micrometers. In one embodiment, by the above-mentioned method, the electric field generated between the alignment electrode 120 and the pixel electrode 110 can have better quality (such as intensity and/or uniformity in direction).

在本實施例中,於第一方向D1上,畫素電極110中較遠離第一狹縫111的側邊與配向電極120之間的間距可以大於畫素電極110中較接近第一狹縫111的側邊與配向電極120之間的間距。舉例而言,第一間距L1可以大於第三間距L3。在一實施例中,藉由上述的方式,可以使配向電極120與畫素電極110之間產生電場具有較佳的品質(如:強度及/或方向上的均勻性)。In this embodiment, in the first direction D1, the distance between the side of the pixel electrode 110 farther from the first slit 111 and the alignment electrode 120 may be greater than that of the pixel electrode 110 closer to the first slit 111 The distance between the side of φ and the alignment electrode 120. For example, the first distance L1 may be greater than the third distance L3. In one embodiment, by the above-mentioned method, the electric field generated between the alignment electrode 120 and the pixel electrode 110 can have better quality (such as intensity and/or uniformity in direction).

在本實施例中,於第一方向D1上,第一狹縫111具有第一寬度111w;且於第二方向D2上,第二狹縫112具有第二寬度112w。第一寬度111w對第一厚度183h的比值(即:第一寬度111w/第一厚度183h)可以大於或等於0.75,且小於或等於0.4;且/或第二寬度112w對第一厚度183h的比值(即:第二寬度112w/第一厚度183h)可以大於或等於0.75,且小於或等於0.4。在一實施例中,藉由上述的方式,可以使配向電極120與畫素電極110之間產生電場具有較佳的品質(如:強度及/或方向上的均勻性)。In this embodiment, in the first direction D1, the first slit 111 has a first width 111w; and in the second direction D2, the second slit 112 has a second width 112w. The ratio of the first width 111w to the first thickness 183h (ie: the first width 111w/first thickness 183h) may be greater than or equal to 0.75 and less than or equal to 0.4; and/or the ratio of the second width 112w to the first thickness 183h (Ie: second width 112w/first thickness 183h) can be greater than or equal to 0.75 and less than or equal to 0.4. In one embodiment, by the above-mentioned method, the electric field generated between the alignment electrode 120 and the pixel electrode 110 can have better quality (such as intensity and/or uniformity in direction).

在本實施例中,畫素單元PU1可以更包括共用電極130。在厚度方向D3上,共用電極130可以重疊於汲極142、導電通孔VIA及/或畫素電極110,以構成需要的儲存電容。在一實施例中,共用電極130與畫素電極110之間及/或共用電極130與汲極142之間的儲存電容可以用於穩定畫素結構的顯示效果。In this embodiment, the pixel unit PU1 may further include a common electrode 130. In the thickness direction D3, the common electrode 130 may overlap the drain electrode 142, the conductive via VIA, and/or the pixel electrode 110 to form a required storage capacitor. In an embodiment, the storage capacitor between the common electrode 130 and the pixel electrode 110 and/or between the common electrode 130 and the drain electrode 142 can be used to stabilize the display effect of the pixel structure.

舉例而言,請參照圖1B,共用電極130可以包括第一共用部分131、第二共用部分132及第三共用部分133。共用電極130的第二共用部分132可以重疊於汲極142及/或導電通孔VIA。第一共用部分131及/或第三共用部分133大致上沿著第二方向D2延伸。共用電極130的第一共用部分131及/或第三共用部分可以重疊於畫素電極110。For example, referring to FIG. 1B, the common electrode 130 may include a first common portion 131, a second common portion 132, and a third common portion 133. The second common portion 132 of the common electrode 130 may overlap the drain 142 and/or the conductive via VIA. The first common portion 131 and/or the third common portion 133 extend substantially along the second direction D2. The first common portion 131 and/or the third common portion of the common electrode 130 may overlap the pixel electrode 110.

在一實施例中,在厚度方向D3上視之,部分的共用電極130大致上可以位於畫素電極110與第二訊號線152之間。舉例而言,厚度方向D3上視之,共用電極130中至少部分的第一共用部分131可以位於畫素電極110的第一邊S1與可驅動畫素電極110的第二訊號線152之間。如此一來,可能可以降低畫素電極110與第二訊號線152彼此之間的電訊號干擾,但本發明並不以此為限。In an embodiment, viewed in the thickness direction D3, part of the common electrode 130 may be substantially located between the pixel electrode 110 and the second signal line 152. For example, when viewed in the thickness direction D3, at least part of the first common portion 131 of the common electrode 130 may be located between the first side S1 of the pixel electrode 110 and the second signal line 152 capable of driving the pixel electrode 110. In this way, it may be possible to reduce the electrical signal interference between the pixel electrode 110 and the second signal line 152, but the present invention is not limited to this.

在一實施例中,在厚度方向D3上視之,部分的共用電極130大致上可以位於畫素電極110與第一訊號線151之間。舉例而言,厚度方向D3上視之,共用電極130中至少部分的第二共用部分132可以位於畫素電極110的第一邊S2與可驅動畫素電極110的第一訊號線151之間。如此一來,可能可以降低畫素電極110與第一訊號線151彼此之間的電訊號干擾,但本發明並不以此為限。In an embodiment, viewed in the thickness direction D3, a part of the common electrode 130 may be substantially located between the pixel electrode 110 and the first signal line 151. For example, when viewed in the thickness direction D3, at least part of the second common portion 132 of the common electrode 130 may be located between the first side S2 of the pixel electrode 110 and the first signal line 151 capable of driving the pixel electrode 110. In this way, it may be possible to reduce the electrical signal interference between the pixel electrode 110 and the first signal line 151, but the present invention is not limited to this.

在本實施例中,共用電極130、閘極143以及第一訊號線151可以為相同的導電層(如:第一圖案化導電層M1),但本發明不限於此。In this embodiment, the common electrode 130, the gate electrode 143, and the first signal line 151 may be the same conductive layer (eg, the first patterned conductive layer M1), but the invention is not limited to this.

以顯示介質層183採用液晶為例,圖1F為採用圖1A的畫素單元PU1對顯示介質層進行配向程序時的液晶效果的模擬圖。請參照圖1A與圖1F,在第二基板182上的電極與配向電極120分別被施加配向用的電壓下,液晶分子會隨著電場作用而排列及/或傾倒。在液晶排列及/或傾倒不均勻處及/或交界處即會產生節點及/或暗紋,而這些節點及/或暗紋所在處都無法正常提供顯示作用。由圖1F可知,藉由具有第一狹縫111及第二狹縫112的畫素電極110與對應的配向電極120的圖案設計,節點大致都位於畫素電極110的面積之外,且/或在畫素電極110的面積中的暗紋並不明顯。也就是說,在畫素電極110的面積所對應的大部分區域,基本上都可提供有效的顯示作用,因此這樣的設計有助於提高顯示穿透率,達到較佳的顯示效果。Taking the display medium layer 183 using liquid crystal as an example, FIG. 1F is a simulation diagram of the liquid crystal effect when the pixel unit PU1 of FIG. 1A is used to perform an alignment procedure on the display medium layer. 1A and 1F, when the electrodes on the second substrate 182 and the alignment electrodes 120 are respectively applied with alignment voltages, the liquid crystal molecules will be aligned and/or tilted with the action of the electric field. Nodes and/or dark lines are generated at locations where the liquid crystals are arranged and/or tilted unevenly and/or at the junctions, and these nodes and/or dark lines cannot normally provide a display function. It can be seen from FIG. 1F that through the pattern design of the pixel electrode 110 with the first slit 111 and the second slit 112 and the corresponding alignment electrode 120, the nodes are generally located outside the area of the pixel electrode 110, and/or The dark lines in the area of the pixel electrode 110 are not obvious. In other words, most of the area corresponding to the area of the pixel electrode 110 can basically provide an effective display effect. Therefore, such a design helps to increase the display transmittance and achieve a better display effect.

圖2A及圖2B是依照本發明的第二實施例的一種顯示面板的部分上視示意圖。舉例而言,圖2B可以是對應於圖2A中的一膜層(如:第三圖案化導電層M3)的上視示意圖。本實施例的顯示面板200與第一實施例的顯示面板100相似,其類似的構件以相同的標號表示,且具有類似的功能、材質或形成方式,並省略描述。2A and 2B are schematic partial top views of a display panel according to a second embodiment of the present invention. For example, FIG. 2B may be a schematic top view corresponding to a film layer (such as the third patterned conductive layer M3) in FIG. 2A. The display panel 200 of this embodiment is similar to the display panel 100 of the first embodiment, and similar components thereof are denoted by the same reference numerals, and have similar functions, materials, or formation methods, and descriptions are omitted.

請參照圖2A及圖2B,顯示面板200可以包括第一基板(未繪示,可以相同或相似於前述實施例的第一基板181)、畫素單元PU2、顯示介質層(未繪示,可以相同或相似於前述實施例的顯示介質層183)以及第二基板(未繪示,可以相同或相似於前述實施例的第二基板182)。畫素單元PU2可以類似於前述實施例的畫素單元PU1。2A and 2B, the display panel 200 may include a first substrate (not shown, which may be the same as or similar to the first substrate 181 of the previous embodiment), a pixel unit PU2, a display medium layer (not shown, may The same or similar to the display medium layer 183 in the foregoing embodiment) and the second substrate (not shown, and may be the same or similar to the second substrate 182 in the foregoing embodiment). The pixel unit PU2 may be similar to the pixel unit PU1 of the previous embodiment.

畫素單元PU2可以包括第一訊號線151、第二訊號線152、主動元件140、畫素電極210以及配向電極120。畫素電極210的輪廓可以至少由第一邊S1、第二邊S2、第三邊S3與第四邊S4圍繞而成。畫素電極210具有第一狹縫111與第二狹縫112,第一狹縫111較接近第三邊S3而較遠離第一邊S1,且第二狹縫112較接近第四邊S4而較遠離第二邊S2。The pixel unit PU2 may include a first signal line 151, a second signal line 152, an active device 140, a pixel electrode 210, and an alignment electrode 120. The contour of the pixel electrode 210 may be at least surrounded by the first side S1, the second side S2, the third side S3, and the fourth side S4. The pixel electrode 210 has a first slit 111 and a second slit 112. The first slit 111 is closer to the third side S3 and farther from the first side S1, and the second slit 112 is closer to the fourth side S4 than to the fourth side S1. Away from the second side S2.

在本實施例中,相較於第二邊S2,第四邊S4可以較接近電性連接於畫素電極110的主動元件140,但本發明不限於此。In this embodiment, compared to the second side S2, the fourth side S4 may be closer to the active element 140 electrically connected to the pixel electrode 110, but the invention is not limited to this.

圖3A至圖3C是依照本發明的第三實施例的一種顯示面板的部分上視示意圖。舉例而言,圖3B可以是對應於圖3A中的一膜層(如:第一圖案化導電層M1)的上視示意圖。舉例而言,圖3C可以是對應於圖3A中的一膜層(如:第三圖案化導電層M3)的上視示意圖。本實施例的顯示面板300與第二實施例的顯示面板200相似,其類似的構件以相同的標號表示,且具有類似的功能、材質或形成方式,並省略描述。3A to 3C are schematic partial top views of a display panel according to a third embodiment of the present invention. For example, FIG. 3B may be a schematic top view corresponding to a film layer (eg, the first patterned conductive layer M1) in FIG. 3A. For example, FIG. 3C may be a schematic top view corresponding to a film layer (such as the third patterned conductive layer M3) in FIG. 3A. The display panel 300 of this embodiment is similar to the display panel 200 of the second embodiment, and similar components thereof are denoted by the same reference numerals, and have similar functions, materials, or formation methods, and descriptions are omitted.

請參照圖3A及圖3B,顯示面板100可以包括第一基板(未繪示,可以相同或相似於前述實施例的第一基板181)、畫素單元PU3、顯示介質層(未繪示,可以相同或相似於前述實施例的顯示介質層183)以及第二基板(未繪示,可以相同或相似於前述實施例的第二基板182)。畫素單元PU3可以類似於前述實施例的畫素單元PU2。3A and 3B, the display panel 100 may include a first substrate (not shown, which may be the same as or similar to the first substrate 181 of the previous embodiment), a pixel unit PU3, and a display medium layer (not shown, may be The same or similar to the display medium layer 183 in the foregoing embodiment) and the second substrate (not shown, and may be the same or similar to the second substrate 182 in the foregoing embodiment). The pixel unit PU3 may be similar to the pixel unit PU2 of the previous embodiment.

畫素單元PU3可以包括第一訊號線151、第二訊號線152、主動元件140、畫素電極210以及配向電極320。配向電極320可以包括第一配向部分321及第二配向部分322。配向電極320的第一配向部分321對應於畫素電極210的第一邊S1。配向電極320的第二配向部分322對應於畫素電極210的第二邊S2。The pixel unit PU3 may include a first signal line 151, a second signal line 152, an active device 140, a pixel electrode 210, and an alignment electrode 320. The alignment electrode 320 may include a first alignment portion 321 and a second alignment portion 322. The first alignment portion 321 of the alignment electrode 320 corresponds to the first side S1 of the pixel electrode 210. The second alignment portion 322 of the alignment electrode 320 corresponds to the second side S2 of the pixel electrode 210.

在本實施例中,配向電極320、閘極143以及第一訊號線151可以為相同的導電層(如:第一圖案化導電層M1),但本發明不限於此。In this embodiment, the alignment electrode 320, the gate electrode 143, and the first signal line 151 may be the same conductive layer (eg, the first patterned conductive layer M1), but the invention is not limited thereto.

圖4是依照本發明的第四實施例的一種顯示面板100的部分上視示意圖。本實施例的顯示面板100與第一實施例的顯示面板100相似,其類似的構件以相同的標號表示,且具有類似的功能、材質或形成方式,並省略描述。4 is a schematic partial top view of a display panel 100 according to a fourth embodiment of the present invention. The display panel 100 of this embodiment is similar to the display panel 100 of the first embodiment, and similar components thereof are denoted by the same reference numerals, and have similar functions, materials, or formation methods, and the description is omitted.

請參照圖4,顯示面板400可以包括第一基板(未繪示,可以相同或相似於前述實施例的第一基板181)、多個畫素單元PU、顯示介質層(未繪示,可以相同或相似於前述實施例的顯示介質層183)以及第二基板(未繪示,可以相同或相似於前述實施例的第二基板182)。在本實施例中,多個畫素單元PU可以包括多個第一畫素單元PUR、多個第二畫素單元PUG以及多個第三畫素單元PUB。多個畫素單元PU可以陣列排列的方式布局。第一畫素單元PUR、第二畫素單元PUG及/或第三畫素單元PUB可以相同或相似於前述實施例的畫素單元PU1,故於此不加以贅述。舉例而言,各個畫素單元PU可以具有類似於第一狹縫111及第二狹縫112的L型狹縫SL。4, the display panel 400 may include a first substrate (not shown, which may be the same as or similar to the first substrate 181 of the previous embodiment), a plurality of pixel units PU, and a display medium layer (not shown, may be the same Or similar to the display medium layer 183 of the foregoing embodiment) and the second substrate (not shown, and may be the same or similar to the second substrate 182 of the foregoing embodiment). In this embodiment, the plurality of pixel units PU may include a plurality of first pixel units PUR, a plurality of second pixel units PUG, and a plurality of third pixel units PUB. Multiple pixel units PU may be arranged in an array arrangement. The first pixel unit PUR, the second pixel unit PUG, and/or the third pixel unit PUB may be the same or similar to the pixel unit PU1 of the foregoing embodiment, so it will not be repeated here. For example, each pixel unit PU may have an L-shaped slit SL similar to the first slit 111 and the second slit 112.

在本實施例中,第一畫素單元PUR所對應的區域、第二畫素單元PUG所對應的區域及第三畫素單元PUB所對應的區域可以具有不同的顏色。在一實施例中,第一畫素單元PUR所對應的區域可以為紅色,第二畫素單元PUG所對應的區域可以為綠色,且第三畫素單元PUB所對應的區域可以為藍色,但本發明不限於此。In this embodiment, the area corresponding to the first pixel unit PUR, the area corresponding to the second pixel unit PUG, and the area corresponding to the third pixel unit PUB may have different colors. In an embodiment, the area corresponding to the first pixel unit PUR may be red, the area corresponding to the second pixel unit PUG may be green, and the area corresponding to the third pixel unit PUB may be blue. However, the present invention is not limited to this.

在本實施例中,第一畫素單元PUR可以包括第一畫素單元PUR1、第一畫素單元PUR2、第一畫素單元PUR3及第一畫素單元PUR4。第一畫素單元PUR1具有配向方向DAR1,第一畫素單元PUR2具有配向方向DAR2,第一畫素單元PUR3具有配向方向DAR3,且第一畫素單元PUR4具有配向方向DAR4。In this embodiment, the first pixel unit PUR may include a first pixel unit PUR1, a first pixel unit PUR2, a first pixel unit PUR3, and a first pixel unit PUR4. The first pixel unit PUR1 has an alignment direction DAR1, the first pixel unit PUR2 has an alignment direction DAR2, the first pixel unit PUR3 has an alignment direction DAR3, and the first pixel unit PUR4 has an alignment direction DAR4.

在本實施例中,第二畫素單元PUG可以包括第二畫素單元PUG1、第二畫素單元PUG2、第二畫素單元PUG3及第二畫素單元PUG4。第二畫素單元PUG1具有配向方向DAG1,第二畫素單元PUG2具有配向方向DAG2,第二畫素單元PUG3具有配向方向DAG3,且第二畫素單元PUG4具有配向方向DAG4。In this embodiment, the second pixel unit PUG may include a second pixel unit PUG1, a second pixel unit PUG2, a second pixel unit PUG3, and a second pixel unit PUG4. The second pixel unit PUG1 has an alignment direction DAG1, the second pixel unit PUG2 has an alignment direction DAG2, the second pixel unit PUG3 has an alignment direction DAG3, and the second pixel unit PUG4 has an alignment direction DAG4.

在本實施例中,第三畫素單元PUB可以包括第三畫素單元PUB1、第三畫素單元PUB2、第三畫素單元PUB3及第三畫素單元PUB4。第三畫素單元PUB1具有配向方向DAB1,第三畫素單元PUB2具有配向方向DAB2,第三畫素單元PUB3具有配向方向DAB3,且第三畫素單元PUB4具有配向方向DAB4。In this embodiment, the third pixel unit PUB may include a third pixel unit PUB1, a third pixel unit PUB2, a third pixel unit PUB3, and a third pixel unit PUB4. The third pixel unit PUB1 has an alignment direction DAB1, the third pixel unit PUB2 has an alignment direction DAB2, the third pixel unit PUB3 has an alignment direction DAB3, and the third pixel unit PUB4 has an alignment direction DAB4.

在本實施例中,於第一方向D1及/或第二方向D2上,相鄰的兩個畫素單元PU具有不同的配向方向。In this embodiment, in the first direction D1 and/or the second direction D2, two adjacent pixel units PU have different alignment directions.

在本實施例中,於第一方向D1及/或第二方向D2上,具有相同顏色且相鄰的兩個畫素單元(如:相鄰的兩個第一畫素單元PUR、相鄰的兩個第二畫素單元PUG或相鄰的兩個第三畫素單元PUB)具有不同的配向方向。In this embodiment, in the first direction D1 and/or the second direction D2, two adjacent pixel units with the same color (such as two adjacent first pixel units PUR, adjacent The two second pixel units (PUG or two adjacent third pixel units PUB) have different alignment directions.

圖5是依照本發明的第五實施例的一種顯示面板的部分上視示意圖。本實施例的顯示面板500與第四實施例的顯示面板400相似,其類似的構件以相同的標號表示,且具有類似的功能、材質或形成方式,並省略描述。FIG. 5 is a schematic partial top view of a display panel according to a fifth embodiment of the present invention. The display panel 500 of this embodiment is similar to the display panel 400 of the fourth embodiment, and similar components are denoted by the same reference numerals, and have similar functions, materials, or formation methods, and descriptions are omitted.

請參照圖5,顯示面板500可以包括第一基板(未繪示,可以相同或相似於前述實施例的第一基板181)、多個畫素單元PU、顯示介質層(未繪示,可以相同或相似於前述實施例的顯示介質層183)以及第二基板(未繪示,可以相同或相似於前述實施例的第二基板182)。5, the display panel 500 may include a first substrate (not shown, which may be the same as or similar to the first substrate 181 of the previous embodiment), a plurality of pixel units PU, and a display medium layer (not shown, may be the same Or similar to the display medium layer 183 of the foregoing embodiment) and the second substrate (not shown, and may be the same or similar to the second substrate 182 of the foregoing embodiment).

在本實施例中,於第一方向D1及/或第二方向D2上,相鄰的兩個畫素單元PU具有不同的配向方向。In this embodiment, in the first direction D1 and/or the second direction D2, two adjacent pixel units PU have different alignment directions.

在本實施例中,於第一方向D1及/或第二方向D2上,具有相同顏色且相鄰的兩個畫素單元(如:相鄰的兩個第一畫素單元PUR、相鄰的兩個第二畫素單元PUG或相鄰的兩個第三畫素單元PUB)具有不同的配向方向。In this embodiment, in the first direction D1 and/or the second direction D2, two adjacent pixel units with the same color (such as two adjacent first pixel units PUR, adjacent The two second pixel units (PUG or two adjacent third pixel units PUB) have different alignment directions.

圖6是依照本發明的第六實施例的一種顯示面板100的部分上視示意圖。本實施例的顯示面板600與第四實施例的顯示面板400相似,其類似的構件以相同的標號表示,且具有類似的功能、材質或形成方式,並省略描述。FIG. 6 is a schematic partial top view of a display panel 100 according to a sixth embodiment of the present invention. The display panel 600 of this embodiment is similar to the display panel 400 of the fourth embodiment, and similar components are denoted by the same reference numerals, and have similar functions, materials, or formation methods, and descriptions are omitted.

請參照圖6,顯示面板600可以包括第一基板(未繪示,可以相同或相似於前述實施例的第一基板181)、多個畫素單元PU、顯示介質層(未繪示,可以相同或相似於前述實施例的顯示介質層183)以及第二基板(未繪示,可以相同或相似於前述實施例的第二基板182)。Referring to FIG. 6, the display panel 600 may include a first substrate (not shown, which may be the same or similar to the first substrate 181 of the previous embodiment), a plurality of pixel units PU, and a display medium layer (not shown, but may be the same Or similar to the display medium layer 183 of the foregoing embodiment) and the second substrate (not shown, and may be the same or similar to the second substrate 182 of the foregoing embodiment).

在本實施例中,於第一方向D1及/或第二方向D2上,相鄰的兩個畫素單元PU具有不同的配向方向。In this embodiment, in the first direction D1 and/or the second direction D2, two adjacent pixel units PU have different alignment directions.

在本實施例中,於第一方向D1及/或第二方向D2上,具有相同顏色且相鄰的兩個畫素單元(如:相鄰的兩個第一畫素單元PUR、相鄰的兩個第二畫素單元PUG或相鄰的兩個第三畫素單元PUB)具有不同的配向方向。In this embodiment, in the first direction D1 and/or the second direction D2, two adjacent pixel units with the same color (such as two adjacent first pixel units PUR, adjacent The two second pixel units (PUG or two adjacent third pixel units PUB) have different alignment directions.

前述實施例中,導電層可為單層或多層結構。而若為多層結構的導電層,則前述的多層結構之間可以不具有絕緣材質。In the foregoing embodiments, the conductive layer may have a single-layer or multi-layer structure. If it is a conductive layer with a multi-layer structure, the aforementioned multi-layer structure may not have an insulating material between them.

前述實施例中,絕緣層可為單層或多層結構。而若為多層結構的絕緣層,則前述的多層結構之間可以不具有導電材質。In the foregoing embodiments, the insulating layer may have a single-layer or multi-layer structure. If it is an insulating layer with a multi-layer structure, the aforementioned multi-layer structure may not have conductive materials between them.

綜上所述,本發明藉由具有第一狹縫及第二狹縫的畫素電極的圖案設計,可以使顯示面板具有較佳的顯示效果。In summary, the present invention can make the display panel have a better display effect through the pattern design of the pixel electrodes with the first slit and the second slit.

100、200、300、400、500、600:顯示面板 PU1、PU2、PU3、PUR、PUR1、PUR2、PUR3、PUR4、PUG、PUG1、PUG2、PUG3、PUG4、PUB、PUB1、PUB2、PUB3、PUB4:畫素單元 110、210:畫素電極 111:第一狹縫 111a:第一末端 111b:第三末端 111w:第一寬度 112:第二狹縫 112a:第二末端 112b:第四末端 112w:第二寬度 S1:第一邊 S2:第二邊 S3:第三邊 S4:第四邊 120、320:配向電極 121、321:第一配向部分 122、322:第二配向部分 123:第三配向部分 124:第四配向部分 130:共用電極 131:第一共用部分 132:第二共用部分 133:第三共用部分 140:主動元件 141:源極 142:汲極 143:閘極 144:通道 151:第一訊號線 152:第二訊號線 182:第二基板 184:元件層 183:顯示介質層 183h:第一厚度 181:第一基板 181a:表面 D1:第一方向 D2:第二方向 D3:厚度方向 L1:第一間距 L3:第三間距 L4:第四間距 M1:第一圖案化導電層 M2:第二圖案化導電層 M3:第三圖案化導電層 VIA:導電通孔 DA、DAR1、DAR2、DAR3、DAR4、DAG1、DAG2、DAG3、DAG4、DAB1、DAB2、DAB3、DAB4:配向方向 SL:狹縫 R1:區域 100, 200, 300, 400, 500, 600: display panel PU1, PU2, PU3, PUR, PUR1, PUR2, PUR3, PUR4, PUG, PUG1, PUG2, PUG3, PUG4, PUB, PUB1, PUB2, PUB3, PUB4: pixel unit 110, 210: pixel electrode 111: first slit 111a: first end 111b: third end 111w: first width 112: second slit 112a: second end 112b: Fourth end 112w: second width S1: First side S2: second side S3: Third side S4: Fourth side 120, 320: Alignment electrode 121, 321: first alignment part 122, 322: second alignment part 123: The third alignment part 124: The fourth alignment part 130: common electrode 131: The first shared part 132: The second common part 133: The third common part 140: active component 141: Source 142: Drain 143: Gate 144: Channel 151: The first signal line 152: second signal line 182: second substrate 184: component layer 183: display medium layer 183h: first thickness 181: first substrate 181a: Surface D1: First direction D2: second direction D3: thickness direction L1: first pitch L3: third spacing L4: fourth spacing M1: the first patterned conductive layer M2: second patterned conductive layer M3: third patterned conductive layer VIA: Conductive via DA, DAR1, DAR2, DAR3, DAR4, DAG1, DAG2, DAG3, DAG4, DAB1, DAB2, DAB3, DAB4: alignment direction SL: slit R1: area

圖1A至圖1D是依照本發明的第一實施例的一種顯示面板的部分上視示意圖。 圖1E是依照本發明的第一實施例的一種顯示面板的部分剖視示意圖。 圖1F為採用本發明的第一實施例的一種顯示面板進行配向程序時的效果的模擬圖。 圖2A及圖2B是依照本發明的第二實施例的一種顯示面板的部分上視示意圖。 圖3A至圖3C是依照本發明的第三實施例的一種顯示面板的部分上視示意圖。 圖4是依照本發明的第四實施例的一種顯示面板的部分上視示意圖。 圖5是依照本發明的第五實施例的一種顯示面板的部分上視示意圖。 圖6是依照本發明的第六實施例的一種顯示面板的部分上視示意圖。 1A to 1D are schematic partial top views of a display panel according to the first embodiment of the present invention. FIG. 1E is a schematic partial cross-sectional view of a display panel according to the first embodiment of the present invention. FIG. 1F is a simulation diagram of the effect when a display panel of the first embodiment of the present invention is used to perform an alignment procedure. 2A and 2B are schematic partial top views of a display panel according to a second embodiment of the present invention. 3A to 3C are schematic partial top views of a display panel according to a third embodiment of the present invention. 4 is a schematic partial top view of a display panel according to a fourth embodiment of the invention. FIG. 5 is a schematic partial top view of a display panel according to a fifth embodiment of the present invention. FIG. 6 is a schematic partial top view of a display panel according to a sixth embodiment of the present invention.

100:顯示面板 100: display panel

PU1:畫素單元 PU1: pixel unit

110:畫素電極 110: Pixel electrode

111:第一狹縫 111: first slit

112:第二狹縫 112: second slit

120:配向電極 120: Alignment electrode

140:主動元件 140: active component

141:源極 141: Source

142:汲極 142: Drain

143:閘極 143: Gate

144:通道 144: Channel

151:第一訊號線 151: The first signal line

152:第二訊號線 152: second signal line

D1:第一方向 D1: First direction

D2:第二方向 D2: second direction

D3:厚度方向 D3: thickness direction

VIA:導電通孔 VIA: Conductive via

DA:配向方向 DA: Orientation direction

Claims (9)

一種顯示面板,包括:第一基板;畫素單元,設置於所述第一基板上,且所述畫素單元包括:畫素電極,具有第一狹縫與第二狹縫,其中所述第一狹縫沿第一方向延伸,且第二狹縫沿第二方向延伸,所述第一方向不平行於所述第二方向,且所述第一狹縫的一端相連於所述第二狹縫的一端;第二基板,位於所述第一基板上;以及顯示介質層,位於所述第一基板與所述第二基板之間。 A display panel includes: a first substrate; a pixel unit arranged on the first substrate, and the pixel unit includes: a pixel electrode having a first slit and a second slit, wherein the second A slit extends in a first direction, and a second slit extends in a second direction, the first direction is not parallel to the second direction, and one end of the first slit is connected to the second slit One end of the slit; a second substrate located on the first substrate; and a display medium layer located between the first substrate and the second substrate. 如請求項1所述的顯示面板,其中所述畫素電極僅具有所述第一狹縫與所述第二狹縫。 The display panel according to claim 1, wherein the pixel electrode only has the first slit and the second slit. 如請求項1所述的顯示面板,其中所述畫素單元更包括:主動元件,包括源極、汲極以及閘極,其中所述畫素電極電性連接於所述汲極;第一訊號線,基本上沿所述第一方向延伸且電性連接於所述閘極;以及第二訊號線,基本上沿所述第二方向延伸且電性連接於所述源極。 The display panel according to claim 1, wherein the pixel unit further includes: an active device including a source electrode, a drain electrode, and a gate electrode, wherein the pixel electrode is electrically connected to the drain electrode; a first signal A wire extending substantially in the first direction and electrically connected to the gate; and a second signal wire extending substantially in the second direction and electrically connected to the source. 如請求項3所述的顯示面板,其中所述畫素單元更包括: 配向電極,所述配向電極與所述閘極為相同膜層。 The display panel according to claim 3, wherein the pixel unit further includes: The alignment electrode, the alignment electrode and the gate electrode have the same film layer. 如請求項1所述的顯示面板,其中所述畫素單元更包括:配向電極,所述畫素電極與所述配向電極為相同膜層。 The display panel according to claim 1, wherein the pixel unit further includes an alignment electrode, and the pixel electrode and the alignment electrode are the same film layer. 如請求項5所述的顯示面板,其中所述畫素單元更包括:主動元件,包括源極、汲極以及閘極,其中所述畫素電極電性連接於所述汲極;第一訊號線,基本上沿所述第一方向延伸且電性連接於所述閘極;第二訊號線,基本上沿所述第二方向延伸且電性連接於所述源極;以及共電極,與所述閘極為相同膜層。 The display panel according to claim 5, wherein the pixel unit further includes: an active device including a source electrode, a drain electrode, and a gate electrode, wherein the pixel electrode is electrically connected to the drain electrode; a first signal A line extending substantially in the first direction and electrically connected to the gate; a second signal line extending substantially in the second direction and electrically connected to the source; and a common electrode, and The gate electrode is the same film layer. 如請求項5所述的顯示面板,其中於所述第二方向上,所述畫素電極與所述配向電極之間具有第一間距,其中所述第一間距大於或等於3.5微米且小於或等於4.5微米。 The display panel according to claim 5, wherein in the second direction, there is a first distance between the pixel electrode and the alignment electrode, wherein the first distance is greater than or equal to 3.5 microns and less than or Equal to 4.5 microns. 如請求項5所述的顯示面板,其中於所述第一方向上,所述畫素電極與所述配向電極之間具有第二間距,其中所述第二間距大於或等於5微米。 The display panel according to claim 5, wherein in the first direction, there is a second distance between the pixel electrode and the alignment electrode, wherein the second distance is greater than or equal to 5 microns. 如請求項1所述的顯示面板,其中:所述第一狹縫或所述第二狹縫具有狹縫寬度;所述顯示介質層具有第一厚度;且 所述狹縫寬度對所述一厚度的比值大於或等於0.75且小於或等於0.4。 The display panel according to claim 1, wherein: the first slit or the second slit has a slit width; the display medium layer has a first thickness; and The ratio of the width of the slit to the thickness is greater than or equal to 0.75 and less than or equal to 0.4.
TW109144494A 2020-12-16 2020-12-16 Display panel TWI738590B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW109144494A TWI738590B (en) 2020-12-16 2020-12-16 Display panel
CN202110517073.8A CN113219733B (en) 2020-12-16 2021-05-12 Display panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW109144494A TWI738590B (en) 2020-12-16 2020-12-16 Display panel

Publications (2)

Publication Number Publication Date
TWI738590B true TWI738590B (en) 2021-09-01
TW202225803A TW202225803A (en) 2022-07-01

Family

ID=77095212

Family Applications (1)

Application Number Title Priority Date Filing Date
TW109144494A TWI738590B (en) 2020-12-16 2020-12-16 Display panel

Country Status (2)

Country Link
CN (1) CN113219733B (en)
TW (1) TWI738590B (en)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW493098B (en) * 1997-09-19 2002-07-01 Alps Electric Co Ltd Liquid crystal display
TWI349805B (en) * 2007-07-31 2011-10-01 Au Optronics Corp Pixel structures, methods of forming the same and multi domain vertical alignment lcds
TWI375840B (en) * 2008-06-27 2012-11-01 Wintek Corp Liquid crystal display panel and lcd device using the same
TWI392918B (en) * 2009-03-27 2013-04-11 Tpo Displays Corp System for displaying images and electronic device
TWI582506B (en) * 2016-06-07 2017-05-11 友達光電股份有限公司 Pixel array and pixel structure
TWI648580B (en) * 2017-08-25 2019-01-21 友達光電股份有限公司 Pixel structure and display panel
TWI674458B (en) * 2018-07-18 2019-10-11 友達光電股份有限公司 Display panel

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI540369B (en) * 2015-04-10 2016-07-01 友達光電股份有限公司 Display panel
TWI556046B (en) * 2015-08-21 2016-11-01 友達光電股份有限公司 Liquid crystal display panel and liquid crystal aligning method thereof
KR102404944B1 (en) * 2015-11-06 2022-06-08 삼성디스플레이 주식회사 Display substrate and liquid crystal display comprising the same
TWI584034B (en) * 2016-09-14 2017-05-21 友達光電股份有限公司 Display panel
CN107329337B (en) * 2017-08-25 2020-01-21 厦门天马微电子有限公司 Array substrate and display panel
KR20190031404A (en) * 2017-09-15 2019-03-26 삼성디스플레이 주식회사 Liquid crystal display device

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW493098B (en) * 1997-09-19 2002-07-01 Alps Electric Co Ltd Liquid crystal display
TWI349805B (en) * 2007-07-31 2011-10-01 Au Optronics Corp Pixel structures, methods of forming the same and multi domain vertical alignment lcds
TWI375840B (en) * 2008-06-27 2012-11-01 Wintek Corp Liquid crystal display panel and lcd device using the same
TWI392918B (en) * 2009-03-27 2013-04-11 Tpo Displays Corp System for displaying images and electronic device
TWI582506B (en) * 2016-06-07 2017-05-11 友達光電股份有限公司 Pixel array and pixel structure
TWI648580B (en) * 2017-08-25 2019-01-21 友達光電股份有限公司 Pixel structure and display panel
TWI674458B (en) * 2018-07-18 2019-10-11 友達光電股份有限公司 Display panel

Also Published As

Publication number Publication date
CN113219733B (en) 2023-05-05
CN113219733A (en) 2021-08-06
TW202225803A (en) 2022-07-01

Similar Documents

Publication Publication Date Title
US8330921B2 (en) Pixel structure and display panel
US8908116B2 (en) Liquid crystal display device
US9606392B2 (en) Display panel and liquid crystal display including the same
TWI499851B (en) Pixel structure and liquid crystal display panel having the same
US8154703B2 (en) Liquid crystal display panel
US10732448B2 (en) Display panel and display device
US20190057980A1 (en) Active device array substrate
TWI469360B (en) Display panel and display apparatus
US20100296042A1 (en) Liquid crystal display device
WO2017004948A1 (en) Array substrate and manufacturing method thereof and display device
TWI703390B (en) Display device
TW201533891A (en) Display panel and display device
US8665413B2 (en) Thin film transistor array panel, liquid crystal display, and manufacturing method thereof
US20130286314A1 (en) Display element
WO2017049865A1 (en) Array substrate, display device, and manufacturing method thereof
KR102089328B1 (en) Transparent display device and method of fabricating the same
US8304768B2 (en) Thin film transistor array substrate and method for manufacturing the same
KR102009477B1 (en) Method for manufacturing Liquid crystal display device
CN102314029B (en) Display panels and manufacture method thereof
CN107037638A (en) Display panel and display device
US20180210295A1 (en) Array substrate, color film substrate and liquid crystal panel
TWI738590B (en) Display panel
WO2017206241A1 (en) Liquid crystal panel, liquid crystal display and preparation method for liquid crystal panel
WO2017133144A1 (en) Array substrate and method for manufacturing same
TWI425284B (en) Pixel structure and method of making the same