TWI737568B - Leadless stacked ceramic capacitors - Google Patents
Leadless stacked ceramic capacitors Download PDFInfo
- Publication number
- TWI737568B TWI737568B TW110104967A TW110104967A TWI737568B TW I737568 B TWI737568 B TW I737568B TW 110104967 A TW110104967 A TW 110104967A TW 110104967 A TW110104967 A TW 110104967A TW I737568 B TWI737568 B TW I737568B
- Authority
- TW
- Taiwan
- Prior art keywords
- leadless
- stacked
- ceramic capacitor
- multilayer ceramic
- conductive adhesive
- Prior art date
Links
Images
Landscapes
- Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
- Ceramic Capacitors (AREA)
Abstract
本發明係提供一種無引線堆疊陶瓷電容器,其係於多個積層陶瓷電容器之每一個電容器主體中為穿插有彼此交錯設置之多個內電極,並於電容器主體二端分別設有與內電極端部形成電性連接之外電極,而多個積層陶瓷電容器為作垂直方向的堆疊,並於各二相鄰的外電極彼此間通過高分子導電黏膠固化形成有接著介面,且高分子導電黏膠包含75%~85%之金屬粉末及15%~25%之黏膠,藉以提供支撐強度及導電通道,此種電容器堆疊結構可去除使用金屬引線及TLPS膏需高溫加熱燒結的困擾,除了可以簡化製程之外,並且高分子導電黏膠之無焊接作業的操作溫度相對較低,製程變異因素也相對減少。 The present invention provides a leadless stacked ceramic capacitor, which is interspersed with a plurality of internal electrodes alternately arranged in each capacitor body of a plurality of multilayer ceramic capacitors, and the two ends of the capacitor body are respectively provided with internal electrode terminals The part forms an electrical connection to the external electrodes, and a plurality of multilayer ceramic capacitors are stacked in a vertical direction, and the two adjacent external electrodes are cured to form a bonding interface by polymer conductive adhesive, and the polymer conductive adhesive The glue contains 75%~85% metal powder and 15%~25% viscose to provide support strength and conductive channels. This capacitor stack structure can eliminate the trouble of using metal leads and TLPS paste that requires high temperature heating and sintering. In addition to In addition to simplifying the manufacturing process, the operating temperature of the non-soldering operation of the polymer conductive adhesive is relatively low, and the process variation factors are relatively reduced.
Description
本發明係提供一種無引線堆疊陶瓷電容器,尤指多個堆疊陶瓷電容器彼此間的外電極為通過導電黏膠黏著固定。 The present invention provides a leadless stacked ceramic capacitor, in particular, that the external electrodes of a plurality of stacked ceramic capacitors are adhered and fixed by conductive adhesive.
按,現今電子元件之製作逐漸被要求多工發展,以符合高階電子元件彼此之間複雜的訊號傳遞與運作,並使被動元件之電容器亦朝著微型化、高電容量,以及更好的穩定性之趨勢邁進,而傳統電容器也已轉變為晶片型式製作的積層陶瓷電容器,加上生產設備的精進及製程技術持續突破,不但可大幅縮小其體積,並且降低了生產成本,但通常也被課以高電容量及高可靠度的產品要求。 According to the fact that the production of electronic components is gradually required to be developed in multiple tasks to meet the complex signal transmission and operation between high-end electronic components, and to enable the capacitors of passive components to be miniaturized, high capacitance, and better stability. The trend of sex is moving forward, and traditional capacitors have also been transformed into multilayer ceramic capacitors manufactured in chip type. Together with the refinement of production equipment and continuous breakthroughs in process technology, not only can their size be greatly reduced, but also the production cost can be reduced, but they are usually also taught. With high capacity and high reliability product requirements.
而陶瓷電容器中之積層陶瓷電容器(Multi-layer Ceramic Capacitor,MLCC),其電容值含量與產品的表面積大小、陶瓷薄膜堆疊的層數成正比,並且MLCC可透過表面黏著技術(SMT)製程直接黏著,生產速度更快,加上其具有易於晶片化、體積小且頻率的特性佳等優點,遂成為電容器產業的主流產品,其缺點為電容值較小,但隨著陶瓷薄膜堆疊的技術進步,其電容值的含量也越高,逐漸可以取代中、低電容(如電解電容和組質電容等)的市場應用,從而使相關MLCC製造廠商對於電容值的提升,也更加積極投入研究與開發。 The multi-layer ceramic capacitor (MLCC) in ceramic capacitors has a capacitance value proportional to the surface area of the product and the number of layers of ceramic film stacked, and the MLCC can be directly adhered through the surface mount technology (SMT) process , The production speed is faster, and it has the advantages of easy wafering, small size and good frequency characteristics, and it has become the mainstream product of the capacitor industry. Its disadvantage is that the capacitance value is small, but with the technological advancement of ceramic film stacking, The higher the content of its capacitance value, it can gradually replace the market applications of medium and low capacitance (such as electrolytic capacitors and mass capacitors, etc.), so that relevant MLCC manufacturers are more actively engaged in research and development for the improvement of capacitance values.
再者,為了形成高容量的陶瓷電容器並組裝於電路板上,通常是採取以金屬引線或引線框架(Lead Frame)的方式形成堆疊結構,請參閱如第6圖所示,習用多層陶瓷電容器堆疊係將多層陶瓷電容器A二側外電極端部A1通過焊料B形成一接合點,並與二引線架C相對內側處之接合面C1焊接形成一堆疊結構,再由引線架C之外部引線C2焊接於電路板上,其中該二引線架C可同時提供支撐強度及導電通道,使得總電容值得以提升,惟該焊接製程所需的溫度大都高於300℃,若是焊接過程中的升溫速率過快,將會造成多層陶瓷電容器A快速升溫而產生破裂或損壞等現象,導致不良率的提高,若是焊接的升溫速率過慢,則使用助焊劑後仍需要進行清洗的作業,也將造成諸多麻煩與困擾。 Furthermore, in order to form a high-capacity ceramic capacitor and assemble it on a circuit board, a stacked structure is usually formed in the form of metal leads or a lead frame. Please refer to the conventional multilayer ceramic capacitor stack as shown in Figure 6. The two outer electrode ends A1 of the multilayer ceramic capacitor A are formed by solder B to form a joint, and are welded to the joint surface C1 on the opposite inner side of the two lead frames C to form a stack structure, and then the outer leads C2 of the lead frame C are welded to On the circuit board, the two lead frames C can provide support strength and conductive channels at the same time, so that the total capacitance is worth increasing. However, the temperature required for the soldering process is mostly higher than 300°C. If the heating rate during the soldering process is too fast, It will cause the multilayer ceramic capacitor A to heat up quickly and cause cracks or damages, resulting in an increase in the defect rate. If the welding temperature is too slow, it will still need to be cleaned after the flux is used, which will also cause a lot of trouble and trouble. .
此外,近幾年有改為採用瞬時液相燒結(Transient-Liquid-Phase-Sintering,TLPS),例如銅(Cu)-錫(Sn)的焊料,提供一種更新穎無需仰賴金屬引線的堆疊陶瓷電容器改進方法,係於使用之焊料中同時加入高熔點及低熔點二種不同金屬材料,並在各陶瓷電容器之外電極端部上形成堆疊的接合點,使多個陶瓷電容器彼此如同積木般向上堆疊支撐而不會發生坍塌,且該接合點亦形成導電通道,由於不使用引線框架安裝,所以需具備抵抗基板彎曲所產生的應力破壞,甚至不能夠造成陶瓷電容器堆疊位置或接合點發生不可預期程度的應力破壞。 In addition, in recent years, transient liquid phase sintering (Transient-Liquid-Phase-Sintering, TLPS), such as copper (Cu)-tin (Sn) solder, has been changed to provide a more novel stacked ceramic capacitor without relying on metal leads. The improved method is to add two different metal materials, a high melting point and a low melting point, to the solder used at the same time, and form a stacked junction on the outer electrode end of each ceramic capacitor, so that multiple ceramic capacitors are stacked and supported each other like building blocks. It will not collapse, and the junction will also form a conductive path. Because the lead frame is not used for mounting, it must be able to resist the stress damage caused by the bending of the substrate, and it cannot even cause the ceramic capacitor stacking position or junction to occur to an unexpected degree. Stress failure.
此外,TLPS膏作為接合材料需仰賴高溫加熱燒結始容易形成金屬間化合物,雖然有提高機械強度的優勢,但高溫加熱及相變化過程會使製程變異因素增加,倘若觀察燒結完成之接合點的顯微結構容易形成有硬脆的金屬間化合物,甚至是堆疊位置或接著點表面形成相變化後的 微裂縫或體積變化後的微縫隙,縱使其支撐強度足夠,但最終仍無法有效提供能抵抗反覆板彎或震動的韌性,反而會促成應力集中現象形成結構破壞或破裂來源,遂使產品應用受到諸多限制,又礙於TLPS膏於燒結完成後未能以鍍鎳、鍍錫方式填補,也難以與電鍍液反應形成均勻細緻之電鍍表面,故,微裂縫或微縫隙的問題,仍無法受到改善,即為從事於此行業者所亟欲研究改善之方向所在。 In addition, TLPS paste as a bonding material needs to rely on high-temperature heating and sintering to easily form intermetallic compounds. Although it has the advantage of improving mechanical strength, high-temperature heating and phase change processes will increase the process variation factors. The microstructure is easy to form hard and brittle intermetallic compounds, even after the phase change is formed at the stacking position or the surface of the bonding point Microcracks or micro gaps after volume changes, even if they have sufficient support strength, ultimately cannot effectively provide toughness that can resist bending or vibration of the repetitive slab. On the contrary, they will cause stress concentration to form a source of structural damage or rupture, which makes product applications suffer. Many limitations are also due to the fact that the TLPS paste cannot be filled with nickel or tin plating after sintering, and it is difficult to react with the electroplating solution to form a uniform and detailed electroplating surface. Therefore, the problem of micro cracks or micro gaps cannot be improved. , Which is the direction that those engaged in this industry want to study and improve.
故,發明人有鑑於上述缺失,乃搜集相關資料,經由多方的評估及考量,並以從事於此行業累積之多年經驗,持續的試作與修改,始設計出此種無引線堆疊陶瓷電容器發明專利誕生。 Therefore, in view of the above-mentioned deficiencies, the inventor collected relevant information, evaluated and considered from many parties, and with years of experience in this industry, continued to trial and modify, and designed this type of leadless stacked ceramic capacitor invention patent. Born.
本發明之主要目的乃在於將多個積層陶瓷電容器的外電極彼此改為採用高分子導電黏膠作為接著材料,並於固化後可形成接著介面提供支撐強度及導電通道,使多個積層陶瓷電容器之外電極彼此間可通過接著介面垂直方向的堆疊,得以發生電性導通並形成串聯組合,其總電容值亦隨著電容器堆疊的數量呈正比,且高分子導電黏膠包含75%~85%之金屬粉末及15%~25%之黏膠,可使接著介面具有足夠支撐的黏著強度,以及吸收板彎或震動能量所需要的韌性,抵抗反覆板彎或震動環境造成的機械破壞,此種可去除使用金屬引線及TLPS膏需高溫加熱燒結的困擾,簡化製程之外,並且高分子導電黏膠之無焊接作業的操作溫度相對較低,製程變異因素也相對減少。 The main purpose of the present invention is to change the external electrodes of a plurality of multilayer ceramic capacitors to use polymer conductive adhesive as the bonding material, and after curing, the bonding interface can be formed to provide support strength and conductive channels, so that the plurality of multilayer ceramic capacitors The external electrodes can be stacked in the vertical direction through the interface to be electrically connected and form a series combination. The total capacitance value is also proportional to the number of capacitors stacked, and the polymer conductive adhesive contains 75%-85% The metal powder and 15%~25% viscose can make the bonding interface have sufficient supporting adhesive strength, and the toughness required to absorb the bending or vibration energy of the board, and resist the mechanical damage caused by the repeated bending of the board or the vibration environment. It can eliminate the trouble of using metal leads and TLPS paste to heat and sinter at high temperatures, simplifying the process, and the operating temperature of the solderless operation of the polymer conductive adhesive is relatively low, and the process variation factors are relatively reduced.
本發明之次要目的乃在於多個積層陶瓷電容器彼此間外電極堆疊位置的接著介面外部可進行電鍍加工,以鍍鎳、鍍錫依序形成電鍍 強化層之第一鍍層及第二鍍層,由於接著介面所使用之高分子導電黏膠含有充份的金屬粉末,可與電鍍液反應形成均勻細緻之電鍍表面,使接著介面上任何的微裂縫或微縫隙經電鍍後將受到電鍍強化層的填補,避免形成破裂核的產生,也可在各接著介面與積層陶瓷電容器之外電極外部共同延伸平坦側表面,使電鍍強化層可完全覆蓋多個積層陶瓷電容器之外電極,藉以強化接著介面的機械強度。 The secondary purpose of the present invention is that the outside of the bonding interface where the external electrodes are stacked between a plurality of multilayer ceramic capacitors can be electroplated, and the electroplating is formed by nickel plating and tin plating in sequence. The first plating layer and the second plating layer of the strengthening layer, because the polymer conductive adhesive used in the interface interface contains sufficient metal powder, it can react with the plating solution to form a uniform and fine plating surface, causing any micro cracks or cracks on the interface interface. After electroplating, the micro gap will be filled by the electroplating strengthening layer to avoid the formation of cracked nuclei. It can also extend the flat side surface together on each interface and the outer electrode of the multilayer ceramic capacitor, so that the electroplating strengthening layer can completely cover multiple build-up layers The outer electrode of the ceramic capacitor strengthens the mechanical strength of the interface.
100:積層陶瓷電容器 100: Multilayer ceramic capacitor
110:電容器主體 110: Capacitor body
111:介電層 111: Dielectric layer
120:內電極 120: inner electrode
130:外電極 130: External electrode
131:燒附銅層 131: Burning copper layer
200:接著介面 200: then interface
210:高分子導電黏膠 210: Polymer conductive adhesive
220:電鍍強化層 220: Electroplating strengthening layer
221:第一鍍層 221: first coating
222:第二鍍層 222: second coating
A:多層陶瓷電容器 A: Multilayer ceramic capacitor
A1:外電極端部 A1: The end of the outer electrode
B:焊料 B: Solder
C:引線架 C: Lead frame
C1:接合面 C1: Joint surface
C2:外部引線 C2: External lead
〔第1圖〕係本發明較佳實施例之立體外觀圖。 [Figure 1] is a perspective view of a preferred embodiment of the present invention.
〔第2圖〕係本發明較佳實施例之立體分解圖。 [Figure 2] is an exploded perspective view of a preferred embodiment of the present invention.
〔第3圖〕係本發明較佳實施例之側視剖面圖。 [Figure 3] is a cross-sectional side view of a preferred embodiment of the present invention.
〔第4圖〕係本發明另一較佳實施例之側視剖面圖。 [Figure 4] is a side sectional view of another preferred embodiment of the present invention.
〔第5圖〕係本發明側推實驗之數據表。 [Figure 5] is the data table of the lateral push experiment of the present invention.
〔第6圖〕係習用多層陶瓷電容器堆疊之側視剖面示意圖。 [Figure 6] is a schematic cross-sectional side view of a conventional multilayer ceramic capacitor stack.
為達成本發明上述之目的及功效,本發明所採用之技術手段及構造,茲繪圖就本發明之較佳實施例來詳加說明其構造與功能如下,俾利完全瞭解。 In order to achieve the above-mentioned purposes and effects of the present invention, the technical means and structure adopted by the present invention are illustrated in detail below to illustrate the structure and functions of the preferred embodiments of the present invention for a complete understanding.
請參閱如第1~3圖所示,係分別為本發明較佳實施例之立體外觀圖、立體分解圖及側視剖面圖,由圖中可清楚看出,本發明之無引線堆疊陶瓷電容器包括彼此垂直方向的堆疊之多個積層陶瓷電容器100,其中該積層陶瓷電容器100包含電容器主體110,並於每一個電容器主體
110中皆堆疊有多個介電層111,且各二相鄰的介電層111彼此之間穿插有以交錯的方式面對面設置之多個內電極120,而內電極120端部為分別外露於電容器主體110二端,並於電容器主體110二端分別設有與內電極120端部形成電性連接之外電極130,其中該外電極130包含有直接燒附銅或銀於介電層111上所形成之外電極最內層,較佳實施為燒附銅層131,並分別與內電極120端部形成電性連接,且各二相鄰的積層陶瓷電容器100之外電極130彼此間為通過高分子導電黏膠210以無焊接作業在150℃~200℃的溫度區間內黏著固定形成一接著介面200。
Please refer to Figures 1 to 3, which are respectively a three-dimensional appearance view, a three-dimensional exploded view and a side cross-sectional view of a preferred embodiment of the present invention. It can be clearly seen from the figures that the leadless stacked ceramic capacitor of the present invention It includes a plurality of multilayer
在本實施例中,係將二個積層陶瓷電容器100作垂直方向上下堆疊,並於每一個積層陶瓷電容器100之外電極130彼此間通過高分子導電黏膠210黏著固定形成有一接著介面200,整體結構為多個積層陶瓷電容器100的堆疊,其堆疊的方式係先將高分子導電黏膠210分別施加在第一個積層陶瓷電容器100之外電極130或其燒附銅層131的上表面,並繼續將第二個積層陶瓷電容器100之外電極130或其燒附銅層131的下表面分別抵貼在高分子導電黏膠210上,同時使第二個積層陶瓷電容器100之外電極130或其燒附銅層131則對應於第二個積層陶瓷電容器100之外電極130或其燒附銅層131同一位置且堆疊在其上方後,再進行低溫操作之大約在150~200℃溫度區間內的無焊接作業,使高分子導電黏膠210固化後可將各二相鄰的外電極130黏著固定,以形成具支撐強度及作為二相鄰的外電極130導電通道之接著介面200,使二個積層陶瓷電容器100得以發生電性導通並形成串聯組合,其總電容值比單一個積層陶瓷電容器100還要更高,且因電容器堆疊結構無需高溫加熱燒結始形成接著,除了
製程的變異因素較少之外,對電容器本體的傷害亦可減至最低,故在本案以下說明書內容中皆一起進行說明,合予陳明。
In this embodiment, two multilayer
本發明係將多個積層陶瓷電容器100的外電極130彼此改採用高分子導電黏膠210作為接著材料,並於固化後可形成接著介面200提供支撐強度及導電通道,而高分子導電黏膠210組成包含75%~85%之金屬粉末及15%~25%之黏膠,其中該金屬粉末係選自銀(Ag)、銅(Cu)及鎳(Ni)所組成的群組之任一,而黏膠則使用高分子樹脂,並具備特殊的黏滯強度,其較佳的規格係H926市售產品規格之高分子導電黏膠,例如樹脂銀膠,亦可依高分子(一般也稱為聚合物)樹脂種類、流動性或導電性等不同要求調整適合的配比,或是可依不同型號的積層陶瓷電容器100規格及堆疊的數量調整適合的配比,例如聚合物樹脂內可以含有75%~85%的金屬粉末都不影響本發明之目的,但並不以此為限,亦可在高分子樹脂內添加石墨烯,並進一步調整金屬粉末、石墨烯及高分子樹脂不同組成適合的配比,使高分子導電黏膠210導電性能更加卓越優異,由於樹脂銀膠所形成的接著介面200為具有聚合物材料的強韌特性,並於樹脂固化後能提供足夠支撐住電容器堆疊結構的黏著強度,且樹脂內含有的高分子成份能夠賦予吸收板彎或震動能量所需要的韌性,更能有效抵抗因反覆板彎或震動環境造成的機械破壞。
In the present invention, the
此外,上述之電容器堆疊結構所能夠堆疊積層陶瓷電容器100的數量並非固定不變,亦可依不同型號的積層陶瓷電容器100規格(如體積及重量)堆疊有二個或二個以上,其較佳實施為介於二個至四個,仍可藉由接著介面200提供足夠的支撐強度且不發生塌陷,而接著介面20
0使用之高分子導電黏膠210組成成份則可依不同的積層陶瓷電容器100及堆疊的數量調整適合的配比,又為了使金屬粉末能夠更均勻、細緻地分散於高分子樹脂內以產生更穩定的導電通道,其選擇的金屬粉末粒徑亦可介於0.3~5.0μm之間;另,當堆疊的電容器數量越多,越趨近底部的積層陶瓷電容器100負重程度越大,為避免高分子(一般也稱為聚合物)樹脂於固化的過程中發生塌陷,得要求負重程度越大的聚合物樹脂選用的黏滯係數越高,或是固化後的接著介面200強度越高,藉以形成足夠承受多個積層陶瓷電容器100負重的支撐力。
In addition, the number of multilayer
如第4圖所示,在本實施例中之多個積層陶瓷電容器100彼此堆疊位置的外電極130為施予高分子導電黏膠210黏著固化形成接著介面200,並於各接著介面200外部可進行電鍍加工,以鍍鎳、鍍錫依序形成電鍍強化層220之第一鍍層221及第二鍍層222,由於高分子導電黏膠210含有75%~85%充份的金屬粉末,故可以與電鍍液反應形成均勻細緻之電鍍表面,使得接著介面200上任何的微裂縫或微縫隙經電鍍後將受到電鍍強化層220的填補,以避免形成破裂核的產生,但並不以此為限,也可在各接著介面200與積層陶瓷電容器100之外電極130外部共同延伸形成電鍍強化層220之平坦側表面,並使電鍍強化層220可完全覆蓋多個積層陶瓷電容器100之外電極130,藉以強化接著介面200的機械強度,亦或,可使多個積層陶瓷電容器100之一端的每一個外電極130能夠共同受到同一個連續不間斷之表面電鍍強化層220所包覆,藉以形成可達成同時串聯有多個陶瓷電容器效果的特殊外部端電極,也可通過電鍍強化層220包覆住多個上下堆疊並以高分子導電黏膠210形成黏著接著介面200之
積層陶瓷電容器100的外電極130。此種無引線堆疊陶瓷電容器為可去除使用金屬引線,以及TLPS膏作為接合材料需高溫加熱燒結的困擾與諸多製程的限制等,除了可以簡化製程之外,並且高分子導電黏膠210無焊接作業固化的溫度相對較低,使製程的變異因素也相對減少許多,從而實現提升產品良率、降低成本之目的。
As shown in Figure 4, in this embodiment, the
請搭配參閱如第5~6圖所示,可由本發明之無引線堆疊陶瓷電容器(無Lead Frame)與習用多層陶瓷電容器堆疊(有Lead Frame)作為比較組進行側推實驗之數據表中得知,比較組測得之側向推力平均值(AVG)大約為166.7N.f,側向推力最小值(MIN)與最大值(MAX)的範圍為介於120~180N.f之間,係市售產品有Lead Frame之多層陶瓷電容器的機械強度水平。 Please refer to Figures 5~6, which can be learned from the data sheet of the side push experiment of the leadless stacked ceramic capacitor (without Lead Frame) of the present invention and the conventional multilayer ceramic capacitor stack (with Lead Frame) as a comparison group , The average lateral thrust (AVG) measured by the comparison group is about 166.7N. f, the range of the minimum (MIN) and maximum (MAX) lateral thrust is between 120~180N. Between f, it is the mechanical strength level of the multilayer ceramic capacitors with Lead Frame on the market.
具體而言,本發明實驗組之無引線堆疊陶瓷電容器縱使去除金屬引線(無Lead Frame),實際測得之側向推力平均值(AVG)大約為165.228N.f,側向推力最小值(MIN)與最大值(MAX)的範圍為介於133.28~176.4N.f之間,整體側推強度值表現,亦不遜於帶有金屬引線之多層陶瓷電容器,但生產製程工序卻遠比上述之比較組更加簡化,即使不使用金屬引線與電路板進行表面貼裝(SMT)作業,仍可具備吸收板彎或震動能量所需要的韌性,不會造成積層陶瓷電容器100堆疊位置或接著介面200發生不可預期程度的應力破壞,更能有效抵抗因反覆板彎或震動環境造成的機械破壞。
Specifically, even if the leadless stacked ceramic capacitors of the experimental group of the present invention remove the metal leads (without Lead Frame), the actual measured average lateral thrust (AVG) is about 165.228N. f, the range of the minimum (MIN) and maximum (MAX) lateral thrust is between 133.28~176.4N. Between f, the overall lateral push strength value performance is not inferior to multilayer ceramic capacitors with metal leads, but the production process is far more simplified than the above comparison group, even if metal leads and circuit boards are not used for surface mounting ( SMT) operation can still have the toughness required to absorb plate bending or vibration energy, and will not cause unpredictable stress damage to the stacking position of the multilayer
上述詳細說明為針對本發明一種較佳之可行實施例說明而已,惟該實施例並非用以限定本發明之申請專利範圍,凡其他未脫離本發 明所揭示之技藝精神下所完成之均等變化與修飾變更,均應包含於本發明所涵蓋之專利範圍中。 The above detailed description is only for a preferred and feasible embodiment of the present invention, but the embodiment is not intended to limit the scope of the patent application of the present invention, unless otherwise deviated from the present invention. All equal changes and modifications made under the spirit of the technique disclosed in the Ming Dynasty shall be included in the scope of patents covered by the present invention.
綜上所述,本發明之無引線堆疊陶瓷電容器使用時為確實能達到其功效及目的,故本發明誠為一實用性優異之發明,為符合發明專利之申請要件,爰依法提出申請,盼 審委早日賜准本案,以保障發明人之辛苦發明,倘若 鈞局審委有任何稽疑,請不吝來函指示,發明人定當竭力配合,實感德便。 In summary, the leadless stacked ceramic capacitor of the present invention can indeed achieve its efficacy and purpose when used. Therefore, the present invention is truly an invention with excellent practicability. The review committee granted this case as soon as possible to protect the inventor’s hard work. If the review committee has any doubts, please feel free to write instructions. The inventor will do his best to cooperate.
100:積層陶瓷電容器 100: Multilayer ceramic capacitor
110:電容器主體 110: Capacitor body
111:介電層 111: Dielectric layer
120:內電極 120: inner electrode
130:外電極 130: External electrode
131:燒附銅層 131: Burning copper layer
200:接著介面 200: then interface
210:高分子導電黏膠 210: Polymer conductive adhesive
Claims (12)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/186,866 US11581141B2 (en) | 2020-03-02 | 2021-02-26 | Leadless stack comprising ceramic capacitor |
EP21160086.1A EP3876251A1 (en) | 2020-03-02 | 2021-03-01 | Leadless stack comprising ceramic capacitors |
CN202110224289.5A CN113345715B (en) | 2020-03-02 | 2021-03-01 | Leadless stacked ceramic capacitor |
JP2021031575A JP2021141323A (en) | 2020-03-02 | 2021-03-01 | Leadless stacked ceramic capacitor |
JP2023001404U JP3242794U (en) | 2020-03-02 | 2023-04-25 | leadless multilayer ceramic capacitor |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW109106652 | 2020-03-02 | ||
TW109106652 | 2020-03-02 |
Publications (2)
Publication Number | Publication Date |
---|---|
TWI737568B true TWI737568B (en) | 2021-08-21 |
TW202135106A TW202135106A (en) | 2021-09-16 |
Family
ID=78283346
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW110104967A TWI737568B (en) | 2020-03-02 | 2021-02-09 | Leadless stacked ceramic capacitors |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI737568B (en) |
-
2021
- 2021-02-09 TW TW110104967A patent/TWI737568B/en active
Also Published As
Publication number | Publication date |
---|---|
TW202135106A (en) | 2021-09-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10658117B2 (en) | Multilayer capacitor having external electrode including conductive resin layer | |
KR101701022B1 (en) | Multi layered ceramic electronic component, manufacturing method thereof and circuit board for mounting the same | |
KR101973433B1 (en) | Multilayered capacitor and method of manufacturing the same | |
KR101462769B1 (en) | Multi layered ceramic capacitor, fabricating method thereof and circuit board for mounting the same | |
CN104252968B (en) | Monolithic ceramic electronic component and its mounting structure | |
JP7302900B2 (en) | Multilayer ceramic capacitor | |
US11581141B2 (en) | Leadless stack comprising ceramic capacitor | |
JP2013069713A (en) | Chip type electronic component and manufacturing method of the same | |
JP2018006501A (en) | Electronic component | |
KR101941954B1 (en) | Multi-layered ceramic capacitor | |
JP3242794U (en) | leadless multilayer ceramic capacitor | |
JP7239239B2 (en) | Multilayer ceramic capacitor and manufacturing method thereof | |
JPH04188810A (en) | Composite ceramic capacitor | |
TWI737568B (en) | Leadless stacked ceramic capacitors | |
CN115547689A (en) | Multilayer ceramic capacitor and preparation method thereof | |
JPH07201636A (en) | Multilayer electronic device and its production | |
TWM629817U (en) | Vibration resisting structure of ceramic capacitor | |
TW202339291A (en) | Ceramic capacitor structure with low resistance and high thermal conductivity capable of greatly reducing generation of equivalent series-connection resistance | |
US20230215627A1 (en) | Multilayer electronic component | |
KR20230130400A (en) | Multilayer electronic component and method of manufacturing the same | |
KR20240026580A (en) | Multilayer electronic component |