TWI684114B - Configuration method and system of general purpose input/output - Google Patents
Configuration method and system of general purpose input/output Download PDFInfo
- Publication number
- TWI684114B TWI684114B TW107145854A TW107145854A TWI684114B TW I684114 B TWI684114 B TW I684114B TW 107145854 A TW107145854 A TW 107145854A TW 107145854 A TW107145854 A TW 107145854A TW I684114 B TWI684114 B TW I684114B
- Authority
- TW
- Taiwan
- Prior art keywords
- chip
- data
- output port
- input
- external file
- Prior art date
Links
Images
Abstract
Description
本發明係關於一種連接埠的配置方法,特別係關於一種通用型輸入輸出埠的配置方法。The invention relates to a method for configuring a connection port, in particular to a method for configuring a general-purpose input/output port.
通用型輸入輸出埠(General Purpose Input/Output,GPIO)是硬體設備中最基本的單元,其腳位可以藉由程式自由地控制,並可作為輸入(GPI)、輸出(GPO)或特殊功能來使用,通常會藉由暫存器來選擇並控制通用型輸入輸出埠的各腳位的狀態或/及功能,即執行通用輸入輸出埠的配置。General Purpose Input/Output (GPIO) is the most basic unit in the hardware device, its pins can be freely controlled by the program, and can be used as input (GPI), output (GPO) or special functions To use, usually through the register to select and control the state or/and function of each pin of the universal input and output port, that is, to perform the configuration of the universal input and output port.
於習知技術中,通用型輸入輸出埠的配置方法可以利用結構函數(Struct)將設定模組化,其針對每個晶片組都使用不同的結構來表示,以串接相對應的驅動來控制通用型輸入輸出埠的腳位。因此當新的平台結構與舊的不相符,則得重新設計新的結構及驅動來相容。In the conventional technology, the configuration method of the universal input and output ports can use the structure function (Struct) to modularize the settings, which are represented by different structures for each chipset, and are controlled by connecting the corresponding drivers in series General-purpose input and output port pins. Therefore, when the new platform structure does not match the old one, the new structure and driver must be redesigned to be compatible.
鑒於上述,本發明提供一種通用型輸入輸出埠的配置方法及系統。In view of the above, the present invention provides a method and system for configuring a universal input and output port.
依據本發明一實施例的通用型輸入輸出埠的配置方法,包含讀取外部檔案,從晶片擷取晶片資訊,依據外部檔案及晶片資訊執行晶片識別流程以取得晶片識別結果,且依據晶片識別結果配置通用型輸入輸出埠。其中,外部檔案包含多個晶片系列資料,所述多個晶片系列資料包含多個晶片區段資料,所述多個晶片區段資料包含多個設備身分碼資料,且每一設備身分碼資料包含對應的設備身分碼名稱。According to an embodiment of the present invention, a general-purpose input/output port configuration method includes reading an external file, retrieving chip information from the chip, performing a chip identification process based on the external file and chip information to obtain a chip identification result, and according to the chip identification result Configure general-purpose input and output ports. Wherein, the external file includes multiple chip series data, the multiple chip series data includes multiple chip segment data, the multiple chip segment data includes multiple device identity code data, and each device identity code data includes The corresponding device ID code name.
依據本發明一實施例的通用型輸入輸出埠的配置系統,包含外部檔案資料庫及基本輸入輸出系統,二者彼此通訊連接。外部檔案資料庫儲存有外部檔案,其中外部檔案包含多個晶片系列資料,所述多個晶片系列資料包含多個晶片區段資料,所述多個晶片區段資料包含多個設備身分碼資料,且每一設備身分碼資料包含對應的設備身分碼名稱。基本輸入輸出系統從外部檔案資料庫讀取外部檔案,從晶片擷取晶片資訊,依據外部檔案及晶片資訊執行晶片識別流程以取得晶片識別結果,並依據晶片識別結果配置通用型輸入輸出埠。According to an embodiment of the present invention, a general-purpose input and output port configuration system includes an external file database and a basic input and output system, and the two are in communication with each other. The external file database stores external files, where the external file contains multiple chip series data, the multiple chip series data includes multiple chip segment data, and the multiple chip segment data includes multiple device identity code data, And each device ID code data contains the corresponding device ID code name. The basic input/output system reads external files from an external file database, retrieves chip information from the chip, executes a chip identification process based on the external files and chip information to obtain chip identification results, and configures general-purpose input and output ports based on the chip identification results.
藉由上述結構,本案所揭示的通用型輸入輸出埠的配置方法及系統,設計一通用主程式及外部檔案的格式,其中外部檔案包含多種平台(晶片)的結構資訊及對應的通用型輸入輸出埠配置資訊,通用主程式則被執行以讀取外部檔案及晶片資訊,據以判斷欲控制之通用型輸入輸出埠相連的晶片的屬性,再據以配置通用型輸入輸出埠。透過將所述通用主程式與外部檔案分別儲存於計算機裝置及外部資料庫例如雲端裝置中,本案所揭示的通用型輸入輸出埠的配置方法及系統無需將對應多種平台的完整控制程式碼儲存於計算機裝置中,減少佔用的儲存空間,且能夠有效率地切換於不同規格的平台間。此外,在未來新規格的平台發表時,本案所揭示的通用型輸入輸出埠的配置方法及系統僅需更新外部檔案的內容,而無需重新開發通用型輸入輸出埠的整體控制程式,達到開發流程的簡化。With the above structure, the universal input and output port configuration method and system disclosed in this case design a universal main program and external file format, where the external file contains structural information of various platforms (chips) and corresponding universal input and output For port configuration information, the universal main program is executed to read external files and chip information, to determine the attributes of the chip connected to the universal input and output port to be controlled, and then to configure the universal input and output port. By storing the universal main program and external files in a computer device and an external database such as a cloud device, the method and system for configuring universal input and output ports disclosed in this case do not need to store the complete control code corresponding to multiple platforms in In the computer device, the occupied storage space is reduced, and it can be efficiently switched between platforms with different specifications. In addition, when a new standard platform is released in the future, the general input and output port configuration method and system disclosed in this case only need to update the contents of the external file, without re-developing the overall control program of the general input and output port, to reach the development process Simplification.
以上之關於本揭露內容之說明及以下之實施方式之說明係用以示範與解釋本發明之精神與原理,並且提供本發明之專利申請範圍更進一步之解釋。The above description of the disclosure and the following description of the embodiments are used to demonstrate and explain the spirit and principle of the present invention, and provide a further explanation of the scope of the patent application of the present invention.
以下在實施方式中詳細敘述本發明之詳細特徵以及優點,其內容足以使任何熟習相關技藝者了解本發明之技術內容並據以實施,且根據本說明書所揭露之內容、申請專利範圍及圖式,任何熟習相關技藝者可輕易地理解本發明相關之目的及優點。以下之實施例係進一步詳細說明本發明之觀點,但非以任何觀點限制本發明之範疇。The following describes in detail the detailed features and advantages of the present invention in the embodiments. The content is sufficient for any person skilled in the relevant art to understand and implement the technical content of the present invention, and according to the contents disclosed in this specification, the scope of patent application and the drawings Anyone skilled in the relevant art can easily understand the purpose and advantages of the present invention. The following examples further illustrate the views of the present invention in detail, but do not limit the scope of the present invention in any way.
本發明的一或多個實施例所提出的通用型輸入輸出埠的配置方法係用於配置與一晶片(例如南橋晶片)連接的通用型輸入輸出埠。進一步來說,所述配置方法係用於設定通用型輸入輸出埠的每個腳位的功能及狀態(例如電位高低)以匹配於所連接的晶片。本發明的一或多個實施例所提出之通用型輸入輸出埠的配置方法可以透過一運行介面來執行,所述運行介面可以係韌體(例如基本輸入輸出系統)或軟體。於一實施例中,所述運行介面可以與一外部資料庫共同組成一配置系統,來執行上述通用型輸入輸出埠的配置方法。One or more embodiments of the present invention provide a general-purpose input/output port configuration method for configuring a general-purpose input/output port connected to a chip (such as a Southbridge chip). Further, the configuration method is used to set the function and status (such as potential level) of each pin of the universal input/output port to match the connected chip. The general-purpose input/output port configuration method proposed by one or more embodiments of the present invention may be executed through an operating interface, which may be firmware (such as a basic input/output system) or software. In one embodiment, the running interface and an external database can form a configuration system to perform the configuration method of the universal input/output port.
請參考圖1以示例性地描述上述之配置系統,圖1為依據本發明一實施例所繪示的通用型輸入輸出埠的配置系統的功能方塊圖。如圖1所示,配置系統1包含基本輸入輸出系統11以及外部檔案資料庫13,其中基本輸入輸出系統11通訊連接於外部檔案資料庫13,連接於晶片5且連接於與晶片5相連的通用型輸入輸出埠211。外部檔案資料庫13例如係雲端硬碟,儲存有外部檔案,所述外部檔案包含多個晶片系列資料;所述多個晶片系列資料包含了多個晶片區段資料(例如每個晶片系列資料包含至少一晶片區段資料);所述多個晶片區段資料包含多個設備身分碼資料(例如每個晶片區段資料包含至少一設備身分碼資料);且所述多個設備身分碼資料包含各自對應的設備身分碼名稱。Please refer to FIG. 1 to exemplarily describe the above configuration system. FIG. 1 is a functional block diagram of a general-purpose input/output port configuration system according to an embodiment of the present invention. As shown in FIG. 1, the configuration system 1 includes a basic input/
基本輸入輸出系統11例如係統一可延伸韌體介面(Unified Extensible Firmware Interface,UEFI),基本輸入輸出系統11可以自外部檔案資料庫13讀取外部檔案,自晶片5擷取晶片資訊。舉例來說,晶片5屬於橋接外部連結標準(Peripheral Component Interconnect,PCI)與工業標準結構(Industry Standard Architecture,ISA)的南橋晶片,其晶片資訊包含有匯流排資料、設備資料以及功能資料。基本輸入輸出系統11可以依據取得的外部檔案及晶片資訊,執行晶片識別流程以取得晶片識別結果,據以進行通用型輸入輸出埠211的配置。The basic input/
於另一實施例中,通用型輸入輸出埠211可以係一計算機裝置的硬體元件之一,且基本輸入輸出系統11可以設置(安裝)於計算機裝置中。請參考圖2,圖2係依據本發明另一實施例所繪示的通用型輸入輸出埠211的配置系統的使用環境示意圖。如圖2所示,基本輸入輸出系統11設置於計算機裝置2中,其中計算機裝置2例如為電腦、手機或是其他計算機裝置。計算機裝置2除了基本輸入輸出系統11外,亦包含有硬體21。計算機裝置2的硬體21包含通用型輸入輸出埠211、暫存器213以及記憶體215。然而於其他實施例中,計算機裝置2的硬體21更可以包含其他一般計算機裝置所具有的硬體元件,並非以圖2中所列出的硬體元件為限。In another embodiment, the universal input/
於此實施例中,基本輸入輸出系統11可以包含資料庫111以及主程式113,其中主程式113可以係執行自外部檔案資料庫13以及晶片5擷取資料以進行晶片識別流程,並據識別結果進行通用型輸入輸出埠211的配置的程式碼;資料庫111則可以用於儲存主程式113所擷取的資料、晶片識別結果以及其它語法函式。於另一實施例中,基本輸入輸出系統11更可以包含圖形使用者介面115,用於顯示通用型輸入輸出埠211的配置結果。舉例來說,圖形使用者介面115可以顯示經配置後的通用型輸入輸出埠211的各腳位的狀態(例如電位高低)及/或功能。In this embodiment, the basic input/
請一併參考圖1~圖5,其中圖3係依據本發明一實施例所繪示的通用型輸入輸出埠的配置方法的流程圖;圖4係依據本發明一實施例所繪示的通用型輸入輸出埠的配置方法中的晶片識別流程的流程圖;圖5係依據本發明一實施例所繪示的通用型輸入輸出埠的配置方法中的依據晶片識別結果配置通用型輸入輸出埠的步驟的流程圖。以下將以圖1及圖2所示的配置系統1及其使用環境示例性地說明圖3~圖5所示的通用型輸入輸出埠的配置方法。Please refer to FIGS. 1 to 5 together. FIG. 3 is a flowchart of a general-purpose input/output port configuration method according to an embodiment of the present invention. FIG. 4 is a general-purpose drawing according to an embodiment of the present invention. FIG. 5 is a flowchart of a chip identification process in a method for configuring an input/output port; FIG. 5 is a method for configuring a universal input/output port according to an embodiment of the present invention. Flow chart of steps. The configuration method of the universal input and output ports shown in FIGS. 3 to 5 will be exemplarily described below with the configuration system 1 shown in FIGS. 1 and 2 and its use environment.
於步驟S11及S13中,基本輸入輸出系統11自外部檔案資料庫13讀取外部檔案,並從晶片5擷取晶片資訊。於此特別要說明的是,圖3中步驟S11及S13的順序僅為示例性地繪示,於其他實施例中,基本輸入輸出系統11可以先擷取晶片資訊,再讀取外部檔案,亦可以同時讀取二資料。於步驟S15中,基本輸入輸出系統11依據外部檔案及晶片資訊執行晶片識別流程以取得晶片識別結果。進一步來說,晶片識別流程的結果可以定義晶片5屬於何種屬性的晶片。於步驟S17中,基本輸入輸出系統11會依據晶片識別結果來配置通用型輸入輸出埠211。進一步來說,基本輸入輸出系統11可以依據晶片識別結果來設定通用型輸入輸出埠211的每個腳位的功能及/或狀態(例如電位高低),以使通用型輸入輸出埠211匹配於晶片5。於圖2所示的使用環境中,計算機裝置2可以藉由其內安裝的基本輸入輸出系統11中的主程式113來執行上述步驟S11~S17,以控制暫存器213來配置通用型輸入輸出埠211。In steps S11 and S13, the basic input/
詳細說明上述步驟S15的晶片識別流程,其可以包含圖4的步驟S151~S157。如前所述,外部檔案資料庫13中所儲存的外部檔案可以包含多個晶片系列資料,所述多個晶片系列資料包含多個晶片區段資料,所述多個晶片區段資料包含多個設備身分碼資料,類似將多個設備身分碼資料儲存於多層資料夾的概念,且所述多個設備身分碼資料各自包含對應的設備身分碼名稱。於步驟S151中,基本輸入輸出系統11會判斷晶片資訊屬於多個晶片系列資料的其中之一者,此其中之一者作為判別晶片系列資料。於步驟S153中,基本輸入輸出系統11會判斷晶片資訊屬於步驟S151所取得的判別晶片系列資料中的多個晶片區段資料的其中之一者,並以此其中之一者作為判別晶片區段資料。詳細來說,基本輸入輸出系統11會將晶片資訊中的支援ISA設備匯流排的多功能輸入輸出(I/O)控制器之PCIE組態設定空間中的設備及製造商身分碼(ID)的資訊與判別晶片系列資料中的多個晶片區段資料比較,以判斷晶片資訊所屬之判別晶片區段資料。於步驟S155中,基本輸入輸出系統11會判斷晶片資訊屬於步驟S153所取得的判別晶片區段資料中的多個設備身分碼資料的其中之一者,並以此其中之一者作為判別設備身分碼資料。於步驟S157中,基本輸入輸出系統11取得步驟S155所得到的判別設備身分碼資料及其對應的該設備身分碼名稱,作為晶片識別結果。The wafer identification process in step S15 is described in detail, and it may include steps S151 to S157 in FIG. 4. As described above, the external file stored in the
如以上圖3的步驟S17所述,基本輸入輸出系統11會依據晶片識別結果來配置通用型輸入輸出埠211。於一實施例中,外部檔案中的每個設備身分碼資料各包含通用型輸入輸出埠211的腳位資訊,此腳位資訊包含控制腳位起始資料以及控制腳位間隔資料。因此,基本輸入輸出系統11在判定某設備身分碼資料為晶片識別結果時,便可依據其所包含的腳位資訊來進行通用型輸入輸出埠211的配置。詳細來說,圖3的步驟S17可以包含圖5所示的步驟S171~S175。As described in step S17 of FIG. 3 above, the basic input/
於步驟S171中,基本輸入輸出系統11取得晶片識別結果所對應的控制腳位起始資料及控制腳位間隔資料。於步驟S173中,基本輸入輸出系統11選擇通用型輸入輸出埠211中對應於控制腳位起始資料的腳位,對此腳位開始進行配置(例如設定其電位高低)。在步驟S173所選擇的腳位配置完畢後,於步驟S175中,基本輸入輸出系統11會依據控制腳位間隔資料選擇要進行配置的下一腳位。舉例來說,當控制腳位起始資料指示從第3腳位開始配置且控制腳位間隔資料指示間隔2個腳位時,基本輸入輸出系統11會從選擇通用型輸入輸出埠211中的第3個腳位開始配置,並以2為間隔地接續配置第5腳位、第7腳位,以此類推地循環配置,直至腳位的序號達外部檔案所設定之腳位總數,即以外部檔案所設定之腳位總數作為停止條件。本發明並不限制控制腳位起始資料及控制腳位間隔資料實際指示的腳位參數數值。In step S171, the basic input/
於習知的通用型輸入輸出埠配置方法中,各個腳位的配置已預先寫入執行配置方法的程式中,意即,針對於各種不同的平台(晶片),習知的通用型輸入輸出埠配置方法必須設計多個配置程式以分別因應所述各種平台。相較之下,本發明的一或多個實施例透過將配置程式與因不同平台而有所變化的腳位資訊分離,設計一通用主程式執行晶片識別與腳位配置的流程,將各種晶片的結構資訊與其腳位資訊儲存為外部檔案,藉此減少配置程式於計算機裝置中所佔用的儲存空間,且能夠有效率地切換於不同規格的平台間。In the conventional general-purpose input/output port configuration method, the configuration of each pin has been written into the program that executes the configuration method in advance, which means that for various platforms (chips), the conventional general-purpose input/output port The configuration method must design multiple configuration programs to respond to the various platforms separately. In contrast, one or more embodiments of the present invention design a universal master program to perform the process of chip identification and pin configuration by separating the configuration program from the pin information that varies with different platforms, and integrate various chips. The structure information and its pin information are stored as external files, thereby reducing the storage space occupied by the configuration program in the computer device, and can efficiently switch between platforms of different specifications.
請一併參考圖1、圖2及圖6以說明另一實施例的通用型輸入輸出埠配置方法,其中圖6係依據此實施例所繪示的方法流程圖。於圖6的步驟S21中,基本輸入輸出系統11自外部檔案資料庫13讀取外部檔案。相較於圖4所示的實施例,於圖6所示的實施例中,多個設備身分碼資料不限以多層資料夾的模式儲存,亦可以直接儲存於外部檔案資料庫13中。於步驟S22中,基本輸入輸出系統11自晶片5擷取晶片資訊。其中,晶片資訊可以包含匯流排資料、設備資料以及功能資料。於此實施例中,基本輸入輸出系統11可以藉由主程式113擷取晶片5的晶片資訊,並儲存於記憶體215中,再於步驟S23中讀取記憶體215中的晶片資訊,以依據取得的外部檔案以及晶片資訊來進行後續的晶片識別流程,包含步驟S24~S26。Please refer to FIG. 1, FIG. 2 and FIG. 6 together to explain a general-purpose input/output port configuration method according to another embodiment. FIG. 6 is a flowchart of the method according to this embodiment. In step S21 of FIG. 6, the basic input/
於步驟S24中,基本輸入輸出系統11會在外部檔案中查找並選擇多個設備身分碼資料的其中一者。於步驟S25中,基本輸入輸出系統11判斷選擇的設備身分碼資料是否符合晶片資訊。進一步來說,基本輸入輸出系統11會判斷此設備身分碼資料與晶片資訊中的設備資料是否相同。當判斷結果為否時,如步驟S26所示,基本輸入輸出系統11會再判斷此設備身分碼資料是否為外部檔案中未被選擇過的最後一個設備身分碼資料。若否,則基本輸入輸出系統11會再次執行前述步驟S24及S25,選擇另一個設備身分碼資料來與晶片資訊進行比較;若是,則表示外部檔案中沒有符合晶片5的規格的資料,因而結束配置流程。In step S24, the basic input/
當基本輸入輸出系統11於步驟S25中判斷選擇的設備身分碼資料符合晶片資訊時,如步驟S27及S28所示,基本輸入輸出系統11便定義晶片5的屬性,並載入晶片5對應之腳位資訊。進一步來說,基本輸入輸出系統11會將晶片5所對應的腳位資訊載入暫存器213中,以透過暫存器213對通用型輸入輸出埠211的各腳位進行電位設定,其中詳細的腳位設定方法如前列圖5的實施例所述,於此不再贅述。When the basic input/
藉由上述結構,本案所揭示的通用型輸入輸出埠的配置方法及系統,設計一通用主程式及外部檔案的格式,其中外部檔案包含多種平台(晶片)的結構資訊及對應的通用型輸入輸出埠配置資訊,通用主程式則被執行以讀取外部檔案及晶片資訊,據以判斷欲控制之通用型輸入輸出埠相連的晶片的屬性,再據以配置通用型輸入輸出埠。透過將所述通用主程式與外部檔案分別儲存於計算機裝置及外部資料庫例如雲端裝置中,本案所揭示的通用型輸入輸出埠的配置方法及系統無需將對應多種平台的完整控制程式碼儲存於計算機裝置中,減少佔用的儲存空間,且能夠有效率地切換於不同規格的平台間。此外,在未來新規格的平台發表時,本案所揭示的通用型輸入輸出埠的配置方法及系統僅需更新外部檔案的內容,而無需重新開發通用型輸入輸出埠的整體控制程式,達到開發流程的簡化。With the above structure, the universal input and output port configuration method and system disclosed in this case design a universal main program and external file format, where the external file contains structural information of various platforms (chips) and corresponding universal input and output For port configuration information, the universal main program is executed to read external files and chip information, to determine the attributes of the chip connected to the universal input and output port to be controlled, and then to configure the universal input and output port. By storing the universal main program and external files in a computer device and an external database such as a cloud device, the method and system for configuring universal input and output ports disclosed in this case do not need to store the complete control code corresponding to multiple platforms in In the computer device, the occupied storage space is reduced, and it can be efficiently switched between platforms with different specifications. In addition, when a new standard platform is released in the future, the general input and output port configuration method and system disclosed in this case only need to update the contents of the external file, without re-developing the overall control program of the general input and output port, to reach the development process Simplification.
雖然本發明以前述之實施例揭露如上,然其並非用以限定本發明。在不脫離本發明之精神和範圍內,所為之更動與潤飾,均屬本發明之專利保護範圍。關於本發明所界定之保護範圍請參考所附之申請專利範圍。Although the present invention is disclosed as the foregoing embodiments, it is not intended to limit the present invention. Without departing from the spirit and scope of the present invention, all modifications and retouching are within the scope of patent protection of the present invention. For the protection scope defined by the present invention, please refer to the attached patent application scope.
1‧‧‧配置系統1‧‧‧Configuration system
11‧‧‧基本輸入輸出系統11‧‧‧Basic input and output system
13‧‧‧外部檔案資料庫13‧‧‧External file database
211‧‧‧通用型輸入輸出埠211‧‧‧Universal input and output ports
5‧‧‧晶片5‧‧‧chip
2‧‧‧計算機裝置2‧‧‧Computer device
21‧‧‧硬體21‧‧‧Hardware
213‧‧‧暫存器213‧‧‧register
215‧‧‧記憶體215‧‧‧Memory
111‧‧‧資料庫111‧‧‧ Database
113‧‧‧主程式113‧‧‧Main program
115‧‧‧圖形使用者介面115‧‧‧Graphical User Interface
圖1係依據本發明一實施例所繪示的通用型輸入輸出埠的配置系統的功能方塊圖。 圖2係依據本發明另一實施例所繪示的通用型輸入輸出埠的配置系統的使用環境示意圖 圖3係依據本發明一實施例所繪示的通用型輸入輸出埠的配置方法的流程圖。 圖4係依據本發明一實施例所繪示的通用型輸入輸出埠的配置方法中的晶片識別流程的流程圖。 圖5係依據本發明一實施例所繪示的通用型輸入輸出埠的配置方法中的依據晶片識別結果配置通用型輸入輸出埠的步驟的流程圖。 圖6係依據本發明另一實施例所繪示的通用型輸入輸出埠的配置方法的流程圖。FIG. 1 is a functional block diagram of a general-purpose input/output port configuration system according to an embodiment of the invention. 2 is a schematic diagram of a usage environment of a general-purpose input/output port configuration system according to another embodiment of the present invention. FIG. 3 is a flowchart of a general-purpose input/output port configuration method according to an embodiment of the present invention. . 4 is a flowchart of a chip identification process in a method for configuring a universal input/output port according to an embodiment of the invention. FIG. 5 is a flowchart of steps for configuring a universal input/output port according to a chip identification result in a method for configuring a universal input/output port according to an embodiment of the invention. FIG. 6 is a flowchart of a method for configuring a universal input/output port according to another embodiment of the invention.
1‧‧‧配置系統 1‧‧‧Configuration system
11‧‧‧基本輸入輸出系統 11‧‧‧Basic input and output system
13‧‧‧外部檔案資料庫 13‧‧‧External file database
211‧‧‧通用型輸入輸出埠 211‧‧‧Universal input and output ports
5‧‧‧晶片 5‧‧‧chip
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW107145854A TWI684114B (en) | 2018-12-19 | 2018-12-19 | Configuration method and system of general purpose input/output |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW107145854A TWI684114B (en) | 2018-12-19 | 2018-12-19 | Configuration method and system of general purpose input/output |
Publications (2)
Publication Number | Publication Date |
---|---|
TWI684114B true TWI684114B (en) | 2020-02-01 |
TW202024983A TW202024983A (en) | 2020-07-01 |
Family
ID=70413241
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW107145854A TWI684114B (en) | 2018-12-19 | 2018-12-19 | Configuration method and system of general purpose input/output |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI684114B (en) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200736952A (en) * | 2005-10-12 | 2007-10-01 | Clevx Llc | Software-firmware transfer system |
TW200907743A (en) * | 2007-06-25 | 2009-02-16 | Microsoft Corp | Activation system architecture |
TW201502847A (en) * | 2013-03-14 | 2015-01-16 | Ologn Technologies Ag | Systems, methods and apparatuses for using a secure non-volatile storage with a computer processor |
TW201717100A (en) * | 2014-03-17 | 2017-05-16 | 新唐科技股份有限公司 | Computing system and cryptography apparatus thereof and method for cryptography |
-
2018
- 2018-12-19 TW TW107145854A patent/TWI684114B/en active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200736952A (en) * | 2005-10-12 | 2007-10-01 | Clevx Llc | Software-firmware transfer system |
TW200907743A (en) * | 2007-06-25 | 2009-02-16 | Microsoft Corp | Activation system architecture |
TW201502847A (en) * | 2013-03-14 | 2015-01-16 | Ologn Technologies Ag | Systems, methods and apparatuses for using a secure non-volatile storage with a computer processor |
TW201717100A (en) * | 2014-03-17 | 2017-05-16 | 新唐科技股份有限公司 | Computing system and cryptography apparatus thereof and method for cryptography |
Also Published As
Publication number | Publication date |
---|---|
TW202024983A (en) | 2020-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2018076792A1 (en) | Method and device for disk management in arm device and arm device | |
US9680712B2 (en) | Hardware management and control of computer components through physical layout diagrams | |
JP2016058083A (en) | System and method for managing plurality of bios default setting | |
CN103412769A (en) | External card parameter configuration method, equipment and system | |
US9098640B2 (en) | Controller, electronic equipment unit, and USB device control method | |
CN109426613B (en) | Method for retrieving debugging data in UEFI and computer system thereof | |
WO2017202338A1 (en) | Method and system for loading drive to set-top box | |
US7921230B2 (en) | USB devices pre-configuration for KVM switch | |
WO2013131347A1 (en) | System and method for loading program for multiple touch screens | |
US9672047B1 (en) | Systems and methods for accessing a bootable partition on a serial peripheral interface device | |
US11436020B2 (en) | Systems and methods to bifurcate at least one peripheral component interconnect express (PCIE) port in accordance with a user-selectable PCIE bifurcation setting | |
CN114003538A (en) | Intelligent network card and identification method thereof | |
US10635450B2 (en) | Electronic device performing booting operation based on boot-up instruction provided from endpoint device | |
US20170249160A1 (en) | Method of Bluetooth Pairing with UEFI Firmware and Computer System Thereof | |
WO2020206879A1 (en) | Method and device for automatically adapting link width of pcie port, electronic apparatus and storage medium | |
CN102830988A (en) | Firmware updating method and related computer system | |
KR102116096B1 (en) | Multisystem, and method of booting the same | |
US8458730B2 (en) | Multi-level driver configuration | |
TWI684114B (en) | Configuration method and system of general purpose input/output | |
CN108052337A (en) | A kind of firmware upgrade method and device of eMMC production tools | |
JP2015049612A (en) | Usb host device and program for usb host device | |
CN113778482A (en) | Dynamic updating method of running program, embedded controller and electronic equipment | |
CN111338462A (en) | Configuration method and system of universal input/output port | |
KR101113460B1 (en) | Method for establishing optimized connection between host devices, apparatus performing the same and storage medium of storing program for executing the same | |
JP2005010912A (en) | Program and computer |