TW202024983A - Configuration method and system of general purpose input/output - Google Patents

Configuration method and system of general purpose input/output Download PDF

Info

Publication number
TW202024983A
TW202024983A TW107145854A TW107145854A TW202024983A TW 202024983 A TW202024983 A TW 202024983A TW 107145854 A TW107145854 A TW 107145854A TW 107145854 A TW107145854 A TW 107145854A TW 202024983 A TW202024983 A TW 202024983A
Authority
TW
Taiwan
Prior art keywords
chip
data
configuration
external file
input
Prior art date
Application number
TW107145854A
Other languages
Chinese (zh)
Other versions
TWI684114B (en
Inventor
盧佑昇
陳建霖
蔡廸侖
Original Assignee
技嘉科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 技嘉科技股份有限公司 filed Critical 技嘉科技股份有限公司
Priority to TW107145854A priority Critical patent/TWI684114B/en
Application granted granted Critical
Publication of TWI684114B publication Critical patent/TWI684114B/en
Publication of TW202024983A publication Critical patent/TW202024983A/en

Links

Images

Landscapes

  • Stored Programmes (AREA)

Abstract

A configuration method of a general purpose input/output comprises reading an external file, obtaining chip information from a chip, performing chip identification procedure according to the external file and the chip information to obtain a chip identification result, and configure the general purpose input/output according to the chip identification result. The external file comprises a plurality of chip series data, the plurality of chip series data comprises a plurality of chip range data, the plurality of chip range data comprises a plurality of chip identity data, and each chip identity data comprises the corresponding chip identity name.

Description

通用型輸入輸出埠的配置方法及系統Configuration method and system of universal input and output ports

本發明係關於一種連接埠的配置方法,特別係關於一種通用型輸入輸出埠的配置方法。The present invention relates to a method for configuring a connection port, and more particularly to a method for configuring a universal input and output port.

通用型輸入輸出埠(General Purpose Input/Output,GPIO)是硬體設備中最基本的單元,其腳位可以藉由程式自由地控制,並可作為輸入(GPI)、輸出(GPO)或特殊功能來使用,通常會藉由暫存器來選擇並控制通用型輸入輸出埠的各腳位的狀態或/及功能,即執行通用輸入輸出埠的配置。General Purpose Input/Output (GPIO) is the most basic unit in a hardware device. Its pins can be freely controlled by programs and can be used as input (GPI), output (GPO) or special functions To use, the register is usually used to select and control the status or/and function of each pin of the universal input and output port, that is, to perform the configuration of the universal input and output port.

於習知技術中,通用型輸入輸出埠的配置方法可以利用結構函數(Struct)將設定模組化,其針對每個晶片組都使用不同的結構來表示,以串接相對應的驅動來控制通用型輸入輸出埠的腳位。因此當新的平台結構與舊的不相符,則得重新設計新的結構及驅動來相容。In the conventional technology, the configuration method of the universal input and output ports can be modularized by using the structure function (Struct), which uses a different structure for each chip set to represent, and controls by cascading corresponding drivers Pins of general-purpose input and output ports. Therefore, when the new platform structure does not match the old one, the new structure and driver must be redesigned to be compatible.

鑒於上述,本發明提供一種通用型輸入輸出埠的配置方法及系統。In view of the above, the present invention provides a universal input and output port configuration method and system.

依據本發明一實施例的通用型輸入輸出埠的配置方法,包含讀取外部檔案,從晶片擷取晶片資訊,依據外部檔案及晶片資訊執行晶片識別流程以取得晶片識別結果,且依據晶片識別結果配置通用型輸入輸出埠。其中,外部檔案包含多個晶片系列資料,所述多個晶片系列資料包含多個晶片區段資料,所述多個晶片區段資料包含多個設備身分碼資料,且每一設備身分碼資料包含對應的設備身分碼名稱。According to an embodiment of the present invention, a universal input/output port configuration method includes reading external files, capturing chip information from the chip, executing a chip identification process based on the external files and chip information to obtain chip identification results, and according to the chip identification results Configure general-purpose input and output ports. Wherein, the external file includes a plurality of chip series data, the plurality of chip series data includes a plurality of chip section data, the plurality of chip section data includes a plurality of device identification code data, and each device identification code data includes The name of the corresponding device ID code.

依據本發明一實施例的通用型輸入輸出埠的配置系統,包含外部檔案資料庫及基本輸入輸出系統,二者彼此通訊連接。外部檔案資料庫儲存有外部檔案,其中外部檔案包含多個晶片系列資料,所述多個晶片系列資料包含多個晶片區段資料,所述多個晶片區段資料包含多個設備身分碼資料,且每一設備身分碼資料包含對應的設備身分碼名稱。基本輸入輸出系統從外部檔案資料庫讀取外部檔案,從晶片擷取晶片資訊,依據外部檔案及晶片資訊執行晶片識別流程以取得晶片識別結果,並依據晶片識別結果配置通用型輸入輸出埠。According to an embodiment of the present invention, a universal input/output port configuration system includes an external file database and a basic input/output system, which are in communication with each other. The external file database stores external files, where the external files include a plurality of chip series data, the plurality of chip series data includes a plurality of chip section data, and the plurality of chip section data includes a plurality of device identification code data, And each device ID code data includes the corresponding device ID code name. The basic input and output system reads external files from the external file database, retrieves chip information from the chip, executes the chip identification process based on the external files and chip information to obtain the chip identification result, and configures general-purpose input and output ports according to the chip identification result.

藉由上述結構,本案所揭示的通用型輸入輸出埠的配置方法及系統,設計一通用主程式及外部檔案的格式,其中外部檔案包含多種平台(晶片)的結構資訊及對應的通用型輸入輸出埠配置資訊,通用主程式則被執行以讀取外部檔案及晶片資訊,據以判斷欲控制之通用型輸入輸出埠相連的晶片的屬性,再據以配置通用型輸入輸出埠。透過將所述通用主程式與外部檔案分別儲存於計算機裝置及外部資料庫例如雲端裝置中,本案所揭示的通用型輸入輸出埠的配置方法及系統無需將對應多種平台的完整控制程式碼儲存於計算機裝置中,減少佔用的儲存空間,且能夠有效率地切換於不同規格的平台間。此外,在未來新規格的平台發表時,本案所揭示的通用型輸入輸出埠的配置方法及系統僅需更新外部檔案的內容,而無需重新開發通用型輸入輸出埠的整體控制程式,達到開發流程的簡化。With the above structure, the universal input and output port configuration method and system disclosed in this case design a universal main program and external file format, where the external file contains the structure information of multiple platforms (chips) and the corresponding universal input and output Port configuration information, the general-purpose main program is executed to read external files and chip information, to determine the attributes of the chip connected to the general-purpose I/O port to be controlled, and to configure the general-purpose I/O port accordingly. By storing the universal main program and external files in a computer device and an external database such as a cloud device, respectively, the configuration method and system for the universal input and output ports disclosed in this case do not need to store the complete control code corresponding to multiple platforms in In the computer device, the storage space occupied is reduced, and it can be efficiently switched between platforms of different specifications. In addition, when a new specification platform is released in the future, the configuration method and system of the universal input and output ports disclosed in this case only need to update the content of the external files, without the need to re-develop the overall control program of the universal input and output ports to achieve the development process. Simplification.

以上之關於本揭露內容之說明及以下之實施方式之說明係用以示範與解釋本發明之精神與原理,並且提供本發明之專利申請範圍更進一步之解釋。The above description of the disclosure and the following description of the implementation manners are used to demonstrate and explain the spirit and principle of the present invention, and to provide a further explanation of the patent application scope of the present invention.

以下在實施方式中詳細敘述本發明之詳細特徵以及優點,其內容足以使任何熟習相關技藝者了解本發明之技術內容並據以實施,且根據本說明書所揭露之內容、申請專利範圍及圖式,任何熟習相關技藝者可輕易地理解本發明相關之目的及優點。以下之實施例係進一步詳細說明本發明之觀點,但非以任何觀點限制本發明之範疇。The detailed features and advantages of the present invention are described in detail in the following embodiments. The content is sufficient to enable anyone familiar with the relevant art to understand the technical content of the present invention and implement it accordingly, and according to the content disclosed in this specification, the scope of patent application and the drawings Anyone who is familiar with relevant skills can easily understand the purpose and advantages of the present invention. The following examples further illustrate the viewpoints of the present invention in detail, but do not limit the scope of the present invention by any viewpoint.

本發明的一或多個實施例所提出的通用型輸入輸出埠的配置方法係用於配置與一晶片(例如南橋晶片)連接的通用型輸入輸出埠。進一步來說,所述配置方法係用於設定通用型輸入輸出埠的每個腳位的功能及狀態(例如電位高低)以匹配於所連接的晶片。本發明的一或多個實施例所提出之通用型輸入輸出埠的配置方法可以透過一運行介面來執行,所述運行介面可以係韌體(例如基本輸入輸出系統)或軟體。於一實施例中,所述運行介面可以與一外部資料庫共同組成一配置系統,來執行上述通用型輸入輸出埠的配置方法。One or more embodiments of the present invention propose a method for configuring a universal input/output port for configuring a universal input/output port connected to a chip (such as a south bridge chip). Furthermore, the configuration method is used to set the function and state (for example, high or low potential) of each pin of the universal input and output port to match the connected chip. The configuration method of the universal input/output port proposed by one or more embodiments of the present invention can be executed through a runtime interface, which can be firmware (such as a basic input output system) or software. In one embodiment, the operating interface and an external database can form a configuration system to execute the above-mentioned universal input and output port configuration method.

請參考圖1以示例性地描述上述之配置系統,圖1為依據本發明一實施例所繪示的通用型輸入輸出埠的配置系統的功能方塊圖。如圖1所示,配置系統1包含基本輸入輸出系統11以及外部檔案資料庫13,其中基本輸入輸出系統11通訊連接於外部檔案資料庫13,連接於晶片5且連接於與晶片5相連的通用型輸入輸出埠211。外部檔案資料庫13例如係雲端硬碟,儲存有外部檔案,所述外部檔案包含多個晶片系列資料;所述多個晶片系列資料包含了多個晶片區段資料(例如每個晶片系列資料包含至少一晶片區段資料);所述多個晶片區段資料包含多個設備身分碼資料(例如每個晶片區段資料包含至少一設備身分碼資料);且所述多個設備身分碼資料包含各自對應的設備身分碼名稱。Please refer to FIG. 1 to exemplarily describe the above configuration system. FIG. 1 is a functional block diagram of a universal input and output port configuration system according to an embodiment of the present invention. As shown in Figure 1, the configuration system 1 includes a basic input output system 11 and an external file database 13. The basic input output system 11 is communicatively connected to the external file database 13, connected to the chip 5 and connected to the universal Type input and output port 211. The external file database 13 is, for example, a cloud hard drive, and stores external files that include multiple chip series data; the multiple chip series data include multiple chip segment data (for example, each chip series data contains At least one chip section data); the plurality of chip section data includes a plurality of device identification code data (for example, each chip section data includes at least one device identification code data); and the plurality of device identification code data includes The corresponding device ID code name.

基本輸入輸出系統11例如係統一可延伸韌體介面(Unified Extensible Firmware Interface,UEFI),基本輸入輸出系統11可以自外部檔案資料庫13讀取外部檔案,自晶片5擷取晶片資訊。舉例來說,晶片5屬於橋接外部連結標準(Peripheral Component Interconnect,PCI)與工業標準結構(Industry Standard Architecture,ISA)的南橋晶片,其晶片資訊包含有匯流排資料、設備資料以及功能資料。基本輸入輸出系統11可以依據取得的外部檔案及晶片資訊,執行晶片識別流程以取得晶片識別結果,據以進行通用型輸入輸出埠211的配置。The basic input output system 11 is, for example, a Unified Extensible Firmware Interface (UEFI). The basic input output system 11 can read external files from an external file database 13 and retrieve chip information from the chip 5. For example, chip 5 belongs to the South Bridge chip of Peripheral Component Interconnect (PCI) and Industry Standard Architecture (ISA), and its chip information includes bus data, device data, and function data. The basic input output system 11 can execute the chip identification process according to the acquired external files and chip information to obtain the chip identification result, and accordingly perform the configuration of the universal input and output port 211.

於另一實施例中,通用型輸入輸出埠211可以係一計算機裝置的硬體元件之一,且基本輸入輸出系統11可以設置(安裝)於計算機裝置中。請參考圖2,圖2係依據本發明另一實施例所繪示的通用型輸入輸出埠211的配置系統的使用環境示意圖。如圖2所示,基本輸入輸出系統11設置於計算機裝置2中,其中計算機裝置2例如為電腦、手機或是其他計算機裝置。計算機裝置2除了基本輸入輸出系統11外,亦包含有硬體21。計算機裝置2的硬體21包含通用型輸入輸出埠211、暫存器213以及記憶體215。然而於其他實施例中,計算機裝置2的硬體21更可以包含其他一般計算機裝置所具有的硬體元件,並非以圖2中所列出的硬體元件為限。In another embodiment, the universal input/output port 211 may be one of the hardware components of a computer device, and the basic input output system 11 may be installed (installed) in the computer device. Please refer to FIG. 2. FIG. 2 is a schematic diagram of a use environment of a configuration system for a universal input and output port 211 according to another embodiment of the present invention. As shown in FIG. 2, the basic input output system 11 is provided in a computer device 2, where the computer device 2 is, for example, a computer, a mobile phone, or other computer devices. In addition to the basic input output system 11, the computer device 2 also includes a hardware 21. The hardware 21 of the computer device 2 includes a universal input/output port 211, a register 213, and a memory 215. However, in other embodiments, the hardware 21 of the computer device 2 may further include hardware components of other general computer devices, and is not limited to the hardware components listed in FIG. 2.

於此實施例中,基本輸入輸出系統11可以包含資料庫111以及主程式113,其中主程式113可以係執行自外部檔案資料庫13以及晶片5擷取資料以進行晶片識別流程,並據識別結果進行通用型輸入輸出埠211的配置的程式碼;資料庫111則可以用於儲存主程式113所擷取的資料、晶片識別結果以及其它語法函式。於另一實施例中,基本輸入輸出系統11更可以包含圖形使用者介面115,用於顯示通用型輸入輸出埠211的配置結果。舉例來說,圖形使用者介面115可以顯示經配置後的通用型輸入輸出埠211的各腳位的狀態(例如電位高低)及/或功能。In this embodiment, the basic input output system 11 may include a database 111 and a main program 113, where the main program 113 may be executed to retrieve data from the external file database 13 and the chip 5 to perform the chip identification process, and according to the identification result The program code for configuring the universal input and output port 211; the database 111 can be used to store the data captured by the main program 113, the chip recognition result and other syntax functions. In another embodiment, the basic input output system 11 may further include a graphical user interface 115 for displaying the configuration result of the universal input output port 211. For example, the graphical user interface 115 can display the status (for example, high or low potential) and/or function of each pin of the configured universal input and output port 211.

請一併參考圖1~圖5,其中圖3係依據本發明一實施例所繪示的通用型輸入輸出埠的配置方法的流程圖;圖4係依據本發明一實施例所繪示的通用型輸入輸出埠的配置方法中的晶片識別流程的流程圖;圖5係依據本發明一實施例所繪示的通用型輸入輸出埠的配置方法中的依據晶片識別結果配置通用型輸入輸出埠的步驟的流程圖。以下將以圖1及圖2所示的配置系統1及其使用環境示例性地說明圖3~圖5所示的通用型輸入輸出埠的配置方法。Please refer to FIGS. 1 to 5 together. FIG. 3 is a flowchart of a method for configuring a universal input and output port according to an embodiment of the present invention; FIG. 4 is a flowchart of a universal input and output port configuration method according to an embodiment of the present invention. The flow chart of the chip identification process in the method for configuring the I/O ports; FIG. 5 shows the configuration of the universal I/O ports according to the result of the chip recognition in the method for configuring the I/O ports according to an embodiment of the present invention Flow chart of steps. Hereinafter, the configuration method of the universal input and output ports shown in FIGS. 3 to 5 will be exemplarily described with the configuration system 1 shown in FIGS. 1 and 2 and its use environment.

於步驟S11及S13中,基本輸入輸出系統11自外部檔案資料庫13讀取外部檔案,並從晶片5擷取晶片資訊。於此特別要說明的是,圖3中步驟S11及S13的順序僅為示例性地繪示,於其他實施例中,基本輸入輸出系統11可以先擷取晶片資訊,再讀取外部檔案,亦可以同時讀取二資料。於步驟S15中,基本輸入輸出系統11依據外部檔案及晶片資訊執行晶片識別流程以取得晶片識別結果。進一步來說,晶片識別流程的結果可以定義晶片5屬於何種屬性的晶片。於步驟S17中,基本輸入輸出系統11會依據晶片識別結果來配置通用型輸入輸出埠211。進一步來說,基本輸入輸出系統11可以依據晶片識別結果來設定通用型輸入輸出埠211的每個腳位的功能及/或狀態(例如電位高低),以使通用型輸入輸出埠211匹配於晶片5。於圖2所示的使用環境中,計算機裝置2可以藉由其內安裝的基本輸入輸出系統11中的主程式113來執行上述步驟S11~S17,以控制暫存器213來配置通用型輸入輸出埠211。In steps S11 and S13, the basic input output system 11 reads external files from the external file database 13 and retrieves chip information from the chip 5. In particular, it should be noted that the sequence of steps S11 and S13 in FIG. 3 is only shown as an example. In other embodiments, the basic input output system 11 may first capture chip information and then read external files. Two data can be read at the same time. In step S15, the BIOS 11 executes the chip identification process according to the external file and the chip information to obtain the chip identification result. Furthermore, the result of the wafer identification process can define which attribute the wafer 5 belongs to. In step S17, the basic input output system 11 will configure the universal input output port 211 according to the chip identification result. Furthermore, the basic input/output system 11 can set the function and/or state (for example, the level of potential) of each pin of the universal input/output port 211 according to the chip identification result, so that the universal input/output port 211 matches the chip 5. In the use environment shown in FIG. 2, the computer device 2 can execute the above-mentioned steps S11 to S17 through the main program 113 of the basic input output system 11 installed therein to control the register 213 to configure general-purpose input and output Port 211.

詳細說明上述步驟S15的晶片識別流程,其可以包含圖4的步驟S151~S157。如前所述,外部檔案資料庫13中所儲存的外部檔案可以包含多個晶片系列資料,所述多個晶片系列資料包含多個晶片區段資料,所述多個晶片區段資料包含多個設備身分碼資料,類似將多個設備身分碼資料儲存於多層資料夾的概念,且所述多個設備身分碼資料各自包含對應的設備身分碼名稱。於步驟S151中,基本輸入輸出系統11會判斷晶片資訊屬於多個晶片系列資料的其中之一者,此其中之一者作為判別晶片系列資料。於步驟S153中,基本輸入輸出系統11會判斷晶片資訊屬於步驟S151所取得的判別晶片系列資料中的多個晶片區段資料的其中之一者,並以此其中之一者作為判別晶片區段資料。詳細來說,基本輸入輸出系統11會將晶片資訊中的支援ISA設備匯流排的多功能輸入輸出(I/O)控制器之PCIE組態設定空間中的設備及製造商身分碼(ID)的資訊與判別晶片系列資料中的多個晶片區段資料比較,以判斷晶片資訊所屬之判別晶片區段資料。於步驟S155中,基本輸入輸出系統11會判斷晶片資訊屬於步驟S153所取得的判別晶片區段資料中的多個設備身分碼資料的其中之一者,並以此其中之一者作為判別設備身分碼資料。於步驟S157中,基本輸入輸出系統11取得步驟S155所得到的判別設備身分碼資料及其對應的該設備身分碼名稱,作為晶片識別結果。The wafer identification process of step S15 is described in detail, which may include steps S151 to S157 of FIG. 4. As mentioned above, the external files stored in the external file database 13 may include multiple chip series data, the multiple chip series data including multiple chip section data, and the multiple chip section data include multiple The device identification code data is similar to the concept of storing multiple device identification code data in a multi-layered folder, and each of the multiple device identification code data includes a corresponding device identification code name. In step S151, the basic input output system 11 determines that the chip information belongs to one of the plurality of chip series data, and one of these is used as the discriminating chip series data. In step S153, the basic input output system 11 determines that the chip information belongs to one of the plurality of chip segment data in the discriminating chip series data obtained in step S151, and uses one of them as the discriminating chip segment data. In detail, the basic input output system 11 will be the device and manufacturer identification code (ID) in the PCIE configuration setting space of the multi-function input/output (I/O) controller that supports the ISA device bus in the chip information. The information is compared with multiple chip section data in the discriminant chip series data to determine the discriminant chip section data to which the chip information belongs. In step S155, the basic input output system 11 determines that the chip information belongs to one of the multiple device identification code data in the identification chip section data obtained in step S153, and uses one of them as the identification device identification Code information. In step S157, the basic input output system 11 obtains the identification device identification code data obtained in step S155 and the corresponding device identification code name as the chip identification result.

如以上圖3的步驟S17所述,基本輸入輸出系統11會依據晶片識別結果來配置通用型輸入輸出埠211。於一實施例中,外部檔案中的每個設備身分碼資料各包含通用型輸入輸出埠211的腳位資訊,此腳位資訊包含控制腳位起始資料以及控制腳位間隔資料。因此,基本輸入輸出系統11在判定某設備身分碼資料為晶片識別結果時,便可依據其所包含的腳位資訊來進行通用型輸入輸出埠211的配置。詳細來說,圖3的步驟S17可以包含圖5所示的步驟S171~S175。As described in step S17 of FIG. 3 above, the basic input output system 11 will configure the universal input output port 211 according to the chip identification result. In one embodiment, each device identification code data in the external file includes pin information of the universal input and output port 211, and the pin information includes control pin start data and control pin interval data. Therefore, when the basic input output system 11 determines that the identification code data of a certain device is the result of chip recognition, it can configure the universal input and output ports 211 according to the pin information contained therein. In detail, step S17 in FIG. 3 may include steps S171 to S175 shown in FIG. 5.

於步驟S171中,基本輸入輸出系統11取得晶片識別結果所對應的控制腳位起始資料及控制腳位間隔資料。於步驟S173中,基本輸入輸出系統11選擇通用型輸入輸出埠211中對應於控制腳位起始資料的腳位,對此腳位開始進行配置(例如設定其電位高低)。在步驟S173所選擇的腳位配置完畢後,於步驟S175中,基本輸入輸出系統11會依據控制腳位間隔資料選擇要進行配置的下一腳位。舉例來說,當控制腳位起始資料指示從第3腳位開始配置且控制腳位間隔資料指示間隔2個腳位時,基本輸入輸出系統11會從選擇通用型輸入輸出埠211中的第3個腳位開始配置,並以2為間隔地接續配置第5腳位、第7腳位,以此類推地循環配置,直至腳位的序號達外部檔案所設定之腳位總數,即以外部檔案所設定之腳位總數作為停止條件。本發明並不限制控制腳位起始資料及控制腳位間隔資料實際指示的腳位參數數值。In step S171, the basic input output system 11 obtains the control pin start data and the control pin interval data corresponding to the chip identification result. In step S173, the basic input/output system 11 selects the pin corresponding to the initial data of the control pin in the universal input/output port 211, and starts to configure the pin (for example, set its potential level). After the pins selected in step S173 are configured, in step S175, the basic input output system 11 selects the next pin to be configured according to the control pin interval data. For example, when the control pin start data indicates that the configuration starts from the 3rd pin and the control pin interval data indicates the interval of 2 pins, the basic input output system 11 will select the general input and output port 211 from the first Start to configure the 3 pins, and continue to configure the 5th and 7th pins at intervals of 2, and so on and repeat the configuration until the serial number of the pins reaches the total number of pins set by the external file, that is, external The total number of pins set in the file is used as the stop condition. The present invention does not limit the pin parameter values actually indicated by the control pin start data and the control pin interval data.

於習知的通用型輸入輸出埠配置方法中,各個腳位的配置已預先寫入執行配置方法的程式中,意即,針對於各種不同的平台(晶片),習知的通用型輸入輸出埠配置方法必須設計多個配置程式以分別因應所述各種平台。相較之下,本發明的一或多個實施例透過將配置程式與因不同平台而有所變化的腳位資訊分離,設計一通用主程式執行晶片識別與腳位配置的流程,將各種晶片的結構資訊與其腳位資訊儲存為外部檔案,藉此減少配置程式於計算機裝置中所佔用的儲存空間,且能夠有效率地切換於不同規格的平台間。In the conventional general-purpose I/O port configuration method, the configuration of each pin has been pre-written in the program that executes the configuration method, which means that for various platforms (chips), the conventional general-purpose I/O ports The configuration method must design multiple configuration programs to respond to the various platforms. In contrast, one or more embodiments of the present invention separate the configuration program from the pin information that changes due to different platforms, and design a general main program to execute the process of chip identification and pin configuration, and integrate various chips The structure information and its pin information are stored as external files, thereby reducing the storage space occupied by the configuration program in the computer device, and can efficiently switch between platforms of different specifications.

請一併參考圖1、圖2及圖6以說明另一實施例的通用型輸入輸出埠配置方法,其中圖6係依據此實施例所繪示的方法流程圖。於圖6的步驟S21中,基本輸入輸出系統11自外部檔案資料庫13讀取外部檔案。相較於圖4所示的實施例,於圖6所示的實施例中,多個設備身分碼資料不限以多層資料夾的模式儲存,亦可以直接儲存於外部檔案資料庫13中。於步驟S22中,基本輸入輸出系統11自晶片5擷取晶片資訊。其中,晶片資訊可以包含匯流排資料、設備資料以及功能資料。於此實施例中,基本輸入輸出系統11可以藉由主程式113擷取晶片5的晶片資訊,並儲存於記憶體215中,再於步驟S23中讀取記憶體215中的晶片資訊,以依據取得的外部檔案以及晶片資訊來進行後續的晶片識別流程,包含步驟S24~S26。Please refer to FIG. 1, FIG. 2 and FIG. 6 together to illustrate another embodiment of a universal input and output port configuration method, wherein FIG. 6 is a flowchart of the method according to this embodiment. In step S21 of FIG. 6, the basic input output system 11 reads the external file from the external file database 13. Compared with the embodiment shown in FIG. 4, in the embodiment shown in FIG. 6, multiple device identification code data is not limited to be stored in a multi-layer folder mode, and can also be directly stored in the external file database 13. In step S22, the basic input output system 11 retrieves chip information from the chip 5. Among them, the chip information can include bus data, equipment data, and function data. In this embodiment, the basic input output system 11 can retrieve the chip information of the chip 5 through the main program 113, and store it in the memory 215, and then read the chip information in the memory 215 in step S23, according to The obtained external files and chip information are used for the subsequent chip identification process, including steps S24 to S26.

於步驟S24中,基本輸入輸出系統11會在外部檔案中查找並選擇多個設備身分碼資料的其中一者。於步驟S25中,基本輸入輸出系統11判斷選擇的設備身分碼資料是否符合晶片資訊。進一步來說,基本輸入輸出系統11會判斷此設備身分碼資料與晶片資訊中的設備資料是否相同。當判斷結果為否時,如步驟S26所示,基本輸入輸出系統11會再判斷此設備身分碼資料是否為外部檔案中未被選擇過的最後一個設備身分碼資料。若否,則基本輸入輸出系統11會再次執行前述步驟S24及S25,選擇另一個設備身分碼資料來與晶片資訊進行比較;若是,則表示外部檔案中沒有符合晶片5的規格的資料,因而結束配置流程。In step S24, the basic input output system 11 searches and selects one of the multiple device identification code data in the external file. In step S25, the basic input output system 11 determines whether the selected device identification code data matches the chip information. Furthermore, the basic input output system 11 will determine whether the device ID data is the same as the device data in the chip information. When the judgment result is no, as shown in step S26, the basic input output system 11 will then judge whether the device ID data is the last device ID data in the external file that has not been selected. If not, the basic input output system 11 will execute the aforementioned steps S24 and S25 again, and select another device ID code data to compare with the chip information; if it is, it means that there is no data that meets the chip 5 specifications in the external file, and it ends Configuration process.

當基本輸入輸出系統11於步驟S25中判斷選擇的設備身分碼資料符合晶片資訊時,如步驟S27及S28所示,基本輸入輸出系統11便定義晶片5的屬性,並載入晶片5對應之腳位資訊。進一步來說,基本輸入輸出系統11會將晶片5所對應的腳位資訊載入暫存器213中,以透過暫存器213對通用型輸入輸出埠211的各腳位進行電位設定,其中詳細的腳位設定方法如前列圖5的實施例所述,於此不再贅述。When the BIOS 11 determines in step S25 that the selected device ID code data matches the chip information, as shown in steps S27 and S28, the BIOS 11 defines the attributes of chip 5 and loads the corresponding pins of chip 5 Bit information. Furthermore, the basic input and output system 11 loads the pin information corresponding to the chip 5 into the register 213, so as to set the potential of each pin of the universal input/output port 211 through the register 213. The details are The pin setting method of is as described in the previous embodiment in FIG. 5, and will not be repeated here.

藉由上述結構,本案所揭示的通用型輸入輸出埠的配置方法及系統,設計一通用主程式及外部檔案的格式,其中外部檔案包含多種平台(晶片)的結構資訊及對應的通用型輸入輸出埠配置資訊,通用主程式則被執行以讀取外部檔案及晶片資訊,據以判斷欲控制之通用型輸入輸出埠相連的晶片的屬性,再據以配置通用型輸入輸出埠。透過將所述通用主程式與外部檔案分別儲存於計算機裝置及外部資料庫例如雲端裝置中,本案所揭示的通用型輸入輸出埠的配置方法及系統無需將對應多種平台的完整控制程式碼儲存於計算機裝置中,減少佔用的儲存空間,且能夠有效率地切換於不同規格的平台間。此外,在未來新規格的平台發表時,本案所揭示的通用型輸入輸出埠的配置方法及系統僅需更新外部檔案的內容,而無需重新開發通用型輸入輸出埠的整體控制程式,達到開發流程的簡化。With the above structure, the universal input and output port configuration method and system disclosed in this case design a universal main program and external file format, where the external file contains the structure information of multiple platforms (chips) and the corresponding universal input and output Port configuration information, the general-purpose main program is executed to read external files and chip information, to determine the attributes of the chip connected to the general-purpose I/O port to be controlled, and to configure the general-purpose I/O port accordingly. By storing the universal main program and external files in a computer device and an external database such as a cloud device, respectively, the configuration method and system for the universal input and output ports disclosed in this case do not need to store the complete control code corresponding to multiple platforms in In the computer device, the storage space occupied is reduced, and it can be efficiently switched between platforms of different specifications. In addition, when a new specification platform is released in the future, the configuration method and system of the universal input and output ports disclosed in this case only need to update the content of the external files, without the need to re-develop the overall control program of the universal input and output ports to achieve the development process. Simplification.

雖然本發明以前述之實施例揭露如上,然其並非用以限定本發明。在不脫離本發明之精神和範圍內,所為之更動與潤飾,均屬本發明之專利保護範圍。關於本發明所界定之保護範圍請參考所附之申請專利範圍。Although the present invention is disclosed in the foregoing embodiments, it is not intended to limit the present invention. All changes and modifications made without departing from the spirit and scope of the present invention fall within the scope of patent protection of the present invention. For the scope of protection defined by the present invention, please refer to the attached patent scope.

1:配置系統11:基本輸入輸出系統13:外部檔案資料庫211:通用型輸入輸出埠5:晶片2:計算機裝置21:硬體213:暫存器215:記憶體111:資料庫113:主程式115:圖形使用者介面 1: Configuration system 11: Basic input and output system 13: External file database 211: General-purpose I/O port 5: Chip 2: Computer device 21: Hardware 213: Register 215: Memory 111: Database 113: Main Program 115: Graphical User Interface

圖1係依據本發明一實施例所繪示的通用型輸入輸出埠的配置系統的功能方塊圖。 圖2係依據本發明另一實施例所繪示的通用型輸入輸出埠的配置系統的使用環境示意圖 圖3係依據本發明一實施例所繪示的通用型輸入輸出埠的配置方法的流程圖。 圖4係依據本發明一實施例所繪示的通用型輸入輸出埠的配置方法中的晶片識別流程的流程圖。 圖5係依據本發明一實施例所繪示的通用型輸入輸出埠的配置方法中的依據晶片識別結果配置通用型輸入輸出埠的步驟的流程圖。 圖6係依據本發明另一實施例所繪示的通用型輸入輸出埠的配置方法的流程圖。FIG. 1 is a functional block diagram of a general-purpose input and output port configuration system according to an embodiment of the present invention. FIG. 2 is a schematic diagram of the use environment of a configuration system for universal input and output ports according to another embodiment of the present invention; FIG. 3 is a flowchart of a method for configuring universal input and output ports according to an embodiment of the present invention . 4 is a flowchart of a chip identification process in a method for configuring a universal input and output port according to an embodiment of the present invention. FIG. 5 is a flowchart of the steps of configuring the universal input and output ports according to the chip identification result in the method for configuring the universal input and output ports according to an embodiment of the present invention. 6 is a flowchart of a method for configuring a universal input and output port according to another embodiment of the present invention.

1:配置系統 1: Configure the system

11:基本輸入輸出系統 11: Basic Input Output System

13:外部檔案資料庫 13: External file database

211:通用型輸入輸出埠 211: Universal input and output port

5:晶片 5: chip

Claims (9)

一種通用型輸入輸出埠的配置方法,包含:讀取一外部檔案,其中該外部檔案包含多個晶片系列資料,該些晶片系列資料包含多個晶片區段資料,該些晶片區段資料包含多個設備身分碼資料,且每一該些設備身分碼資料包含對應的一設備身分碼名稱;從一晶片擷取一晶片資訊;依據該外部檔案及該晶片資訊執行一晶片識別流程以取得一晶片識別結果;以及依據該晶片識別結果配置該通用型輸入輸出埠。A general-purpose I/O port configuration method, including: reading an external file, where the external file includes a plurality of chip series data, the chip series data includes a plurality of chip section data, and the chip section data includes a plurality of chip section data. Device ID data, and each device ID data includes a corresponding device ID name; retrieve a chip information from a chip; execute a chip identification process based on the external file and the chip information to obtain a chip Recognition result; and configure the universal input and output port according to the chip recognition result. 如請求項1所述的配置方法,其中該晶片識別流程包含:判斷該晶片資訊屬於該些晶片系列資料中的一判別晶片系列資料;判斷該晶片資訊屬於該判別晶片系列資料中的該些晶片區段資料中的一判別晶片區段資料;判斷該晶片資訊屬於該判別晶片區段資料中的該些設備身分碼資料中的一判別設備身分碼資料;以及取得該判別設備身分碼資料及其對應的該設備身分碼名稱,作為該晶片識別結果。The configuration method according to claim 1, wherein the chip identification process includes: judging that the chip information belongs to a discriminating chip series data in the chip series data; judging that the chip information belongs to the chips in the discriminating chip series data A piece of discriminant chip segment data in the segment data; judging that the chip information belongs to a piece of discriminating device identification code data among the device identification code data in the discriminating chip segment data; and obtaining the discriminating device identification code data and its The corresponding device ID code name is used as the chip identification result. 如請求項1所述的配置方法,其中依據該晶片識別結果配置該通用型輸入輸出埠的步驟包含:取得該晶片識別結果所對應的一控制腳位起始資料及一控制腳位間隔資料; 選擇該通用型輸入輸出埠中對應於該控制腳位啟始資料的腳位,對該腳位開始進行配置;以及依據該控制腳位間隔資料選擇下一腳位以進行配置。The configuration method according to claim 1, wherein the step of configuring the universal I/O port according to the chip identification result includes: obtaining a control pin start data and a control pin interval data corresponding to the chip identification result; Select the pin corresponding to the start data of the control pin in the general-purpose input and output port to start the configuration of the pin; and select the next pin for configuration according to the control pin interval data. 如請求項1所述的配置方法,更包含藉由一圖形使用者介面顯示該通用型輸入輸出埠的配置結果。The configuration method according to claim 1, further comprising displaying the configuration result of the universal input and output port through a graphical user interface. 如請求項1所述的配置方法,其中該方法適用於一運行介面,其中該運行介面屬於一基本輸入輸出系統。The configuration method according to claim 1, wherein the method is applicable to a running interface, and the running interface belongs to a basic input output system. 一種通用型輸入輸出埠的配置系統,包含:一外部檔案資料庫,儲存有一外部檔案,該外部檔案包含多個晶片系列資料,該些晶片系列資料包含多個晶片區段資料,該些晶片區段資料包含多個設備身分碼資料,且每一該些設備身分碼資料包含對應的一設備身分碼名稱;以及一基本輸入輸出系統,連接於該外部檔案資料,從該外部檔案資料庫讀取該外部檔案,從一晶片擷取一晶片資訊,依據該外部檔案及該晶片資訊執行一晶片識別流程以取得一晶片識別結果,且依據該晶片識別結果配置該通用型輸入輸出埠。A general-purpose input and output port configuration system, including: an external file database, storing an external file, the external file includes a plurality of chip series data, the chip series data includes a plurality of chip section data, the chip areas The segment data contains multiple device identification code data, and each of the device identification code data contains a corresponding device identification code name; and a basic input and output system connected to the external file data and read from the external file database The external file retrieves chip information from a chip, executes a chip identification process based on the external file and the chip information to obtain a chip identification result, and configures the universal input and output port according to the chip identification result. 如請求項6所述的配置系統,其中該基本輸入輸出系統在執行該晶片識別流程時,該基本輸入輸出系統判斷該晶片資訊屬於該些晶片系列資料中的一判別晶片系列資料,判斷該晶片資訊屬於該判別晶片系列資料中的該些晶片區段資料中的一判別晶片區段資料,判斷該晶片資訊屬於該判別晶片區段資料中的該些設備身分碼資料中的一判別設備身分碼資料,並取得該判別設備身分碼資料及其對應的該設備身分碼名稱以作為該晶片識別結果。The configuration system according to claim 6, wherein when the basic input output system executes the chip identification process, the basic input output system judges that the chip information belongs to a discriminating chip series data among the chip series data, and judges the chip The information belongs to one of the chip segment data in the discriminating chip series data, and it is determined that the chip information belongs to a discriminating device ID code among the device ID data in the discriminating chip segment data Data, and obtain the identification device identification code data and the corresponding device identification code name as the chip identification result. 如請求項6所述的配置系統,其中該基本輸入輸出系統在依據該晶片識別結果配置該通用型輸入輸出埠時,該基本輸入輸出系統取得該晶片識別結果所對應的一控制腳位起始資料及一控制腳位間隔資料,選擇該通用型輸入輸出埠中對應於該控制腳位啟始資料的腳位以對該腳位開始進行配置,並依據該控制腳位間隔資料選擇下一腳位以進行配置。The configuration system according to claim 6, wherein when the basic input/output system configures the universal input/output port according to the chip identification result, the basic input/output system obtains a control pin corresponding to the chip identification result Data and a control pin interval data, select the pin corresponding to the start data of the control pin in the universal input and output port to start the configuration of the pin, and select the next pin according to the control pin interval data Bit to configure. 如請求項6所述的配置系統,更包含一圖形使用者介面,用於顯示該通用型輸入輸出埠的配置結果。The configuration system described in claim 6 further includes a graphical user interface for displaying the configuration results of the universal input and output ports.
TW107145854A 2018-12-19 2018-12-19 Configuration method and system of general purpose input/output TWI684114B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW107145854A TWI684114B (en) 2018-12-19 2018-12-19 Configuration method and system of general purpose input/output

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW107145854A TWI684114B (en) 2018-12-19 2018-12-19 Configuration method and system of general purpose input/output

Publications (2)

Publication Number Publication Date
TWI684114B TWI684114B (en) 2020-02-01
TW202024983A true TW202024983A (en) 2020-07-01

Family

ID=70413241

Family Applications (1)

Application Number Title Priority Date Filing Date
TW107145854A TWI684114B (en) 2018-12-19 2018-12-19 Configuration method and system of general purpose input/output

Country Status (1)

Country Link
TW (1) TWI684114B (en)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007044947A2 (en) * 2005-10-12 2007-04-19 Clevx, Llc Software-firmware transfer system
US8620818B2 (en) * 2007-06-25 2013-12-31 Microsoft Corporation Activation system architecture
US20140281587A1 (en) * 2013-03-14 2014-09-18 Ologn Technologies Ag Systems, methods and apparatuses for using a secure non-volatile storage with a computer processor
IL231550A0 (en) * 2014-03-17 2014-08-31 Nuvoton Technology Corp Secure storage on external memory

Also Published As

Publication number Publication date
TWI684114B (en) 2020-02-01

Similar Documents

Publication Publication Date Title
JP2016058083A (en) System and method for managing plurality of bios default setting
US8943302B2 (en) Method of flashing bios using service processor and computer system using the same
CN108008914B (en) The method, apparatus and ARM equipment of disk management in a kind of ARM equipment
US9542201B2 (en) Network bios management
US9680712B2 (en) Hardware management and control of computer components through physical layout diagrams
US20120297178A1 (en) Configuration mode switching system and method
CN103412769A (en) External card parameter configuration method, equipment and system
US20130080752A1 (en) Method and apparatus for implementing compatiblity of different processors
CN105814541A (en) Computer device and memory starting method for computer device
WO2017202338A1 (en) Method and system for loading drive to set-top box
CN101014936B (en) Method and system for automatic installation of functional unit driver on a host
CN105718281A (en) Touch screen firmware upgrading method and device
US10140231B2 (en) Flexible port configuration based on interface coupling
CN105653306A (en) Method and device for displaying start Setup interface
CN109426527B (en) Computer system and method for sharing Bluetooth data between UEFI firmware and operating system
US8484447B2 (en) Selecting a compatible processor to control a peripheral component interconnect express (PCI-E) slot unit within a predetermined interval via a setting menu
TW202244519A (en) Chip verification system and verification method thereof
US20140281095A1 (en) Computing device and method for integrating thunderbolt chip on motherboard
US10198270B2 (en) Dynamic hardware configuration via firmware interface at computing device boot
KR102116096B1 (en) Multisystem, and method of booting the same
TWI684114B (en) Configuration method and system of general purpose input/output
CN113849379B (en) Method, device, equipment and readable medium for collecting server asset information
CN108052337A (en) A kind of firmware upgrade method and device of eMMC production tools
US7502874B2 (en) Methods and systems for integrating unique information in SAS interface components
CN113778482A (en) Dynamic updating method of running program, embedded controller and electronic equipment