TWI681529B - Resin-encapsulated semiconductor device and method of manufacturing the same - Google Patents

Resin-encapsulated semiconductor device and method of manufacturing the same Download PDF

Info

Publication number
TWI681529B
TWI681529B TW105105474A TW105105474A TWI681529B TW I681529 B TWI681529 B TW I681529B TW 105105474 A TW105105474 A TW 105105474A TW 105105474 A TW105105474 A TW 105105474A TW I681529 B TWI681529 B TW I681529B
Authority
TW
Taiwan
Prior art keywords
resin
semiconductor element
sealed
semiconductor device
manufacturing
Prior art date
Application number
TW105105474A
Other languages
Chinese (zh)
Other versions
TW201705426A (en
Inventor
木村紀幸
Original Assignee
日商艾普凌科有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日商艾普凌科有限公司 filed Critical 日商艾普凌科有限公司
Publication of TW201705426A publication Critical patent/TW201705426A/en
Application granted granted Critical
Publication of TWI681529B publication Critical patent/TWI681529B/en

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

由第一樹脂密封體(25)與第二樹脂密封體(26)構成之樹脂密封型半導體裝置,第一樹脂密封體(25)係由:第一半導體元件(2);外部端子(5);內配線(4);及覆蓋彼等的第一樹脂(6)構成;至少外部端子(5)之背面及半導體元件(2)之背面及內配線(4)之表面由第一樹脂(6)露出,第二樹脂密封體(26)係由:表面形成有電極焊墊的第二半導體元件(7);覆蓋彼等的第二樹脂(8);及連接於電極焊墊,而且由第二樹脂露出的金屬體構成;將第一樹脂密封體(25)與第二樹脂密封體(26)重疊,對內配線與金屬體進行電性連接。 A resin-sealed semiconductor device composed of a first resin sealing body (25) and a second resin sealing body (26), the first resin sealing body (25) is composed of: a first semiconductor element (2); an external terminal (5) ; The inner wiring (4); and the first resin (6) covering them; at least the back surface of the external terminal (5) and the back surface of the semiconductor element (2) and the surface of the inner wiring (4) are made of the first resin (6) ) Exposed, the second resin sealing body (26) is composed of: a second semiconductor element (7) with electrode pads formed on the surface; a second resin (8) covering them; and connected to the electrode pads, and by the A metal body exposed by the two resins; the first resin sealing body (25) and the second resin sealing body (26) are overlapped to electrically connect the internal wiring and the metal body.

Description

樹脂密封型半導體裝置及其製造方法 Resin-sealed semiconductor device and method of manufacturing the same

本發明關於多晶片型之樹脂密封型半導體裝置之構造及其製造方法。 The invention relates to a structure of a multi-wafer type resin-sealed semiconductor device and a method for manufacturing the same.

伴隨電子機器之小型輕量化及高機能化之需求,搭載於電子機器的半導體元件亦要求以高密度進行安裝,近年來要求更小型而且薄型、可以高集積化的半導體裝置。 With the demand for miniaturization and weight reduction of electronic devices and high functionality, semiconductor devices mounted on electronic devices are also required to be mounted at high density. In recent years, smaller and thinner semiconductor devices that can be highly integrated have been required.

在此一趨勢背景下,半導體裝置對應於鷗翼式、無腳式、BGA、晶圓級封裝等各種應用各種形態之提案。另外,在要求商品低價格化的今天之環境下,彼等半導體裝置亦配合小型、高集積化之機能而要求更進一步可以廉價提供。例如欲獲得更高集積化的機能,如圖7(1)所示,習知半導體裝置係由以下構成:半導體元件1;將半導體元件1搭載於設於基板10的晶粒座(die pad)23上之接著劑;對設於基板10上的複數條配線20進行連接的金屬線9;及對半導體元件1、接著劑、金屬線9及複數 條配線20進行密封的密封樹脂11;在另一方基板10之面在外部連接部21上形成焊錫球22作為外部端子,具有稱為BGA(BALL GRID ARRAY)之構造。 Against this trend background, semiconductor devices correspond to proposals for various applications in various forms such as gull-wing, footless, BGA, and wafer-level packaging. In addition, in today's environment in which the price of commodities is required to be reduced, their semiconductor devices are also required to be provided at a low price in accordance with the function of small size and high integration. For example, to obtain a higher integration function, as shown in FIG. 7(1), the conventional semiconductor device is composed of the following: a semiconductor element 1; the semiconductor element 1 is mounted on a die pad provided on a substrate 10 Adhesive on 23; metal wire 9 connecting a plurality of wires 20 provided on the substrate 10; and semiconductor element 1, adhesive, metal wire 9 and plural A sealing resin 11 that seals the wiring 20; a solder ball 22 is formed on the external connection portion 21 as an external terminal on the surface of the other substrate 10, and has a structure called BGA (BALL GRID ARRAY).

基板10使用以BT樹脂(雙馬來醯亞胺樹脂)為代表的耐熱基板,於單面形成搭載半導體元件1的晶粒座23及複數條配線20,於另一面形成外部連接部21,透過設於基板10的覆蓋有導電層之貫穿孔24連接各個面而構成。於外部連接部21以格子狀或交錯狀配列搭載有對半導體密封體與安裝基板進行電性、實體連接的焊錫球22。(例如參照專利文獻1)。 As the substrate 10, a heat-resistant substrate represented by BT resin (bismaleimide resin) is used, and a die pad 23 on which the semiconductor element 1 is mounted and a plurality of wirings 20 are formed on one side, and an external connection portion 21 is formed on the other side, through The through hole 24 provided in the substrate 10 and covered with the conductive layer is connected to each surface to constitute. Solder balls 22 that electrically and physically connect the semiconductor sealing body and the mounting substrate are mounted on the external connection portion 21 in a lattice or staggered arrangement. (For example, refer to Patent Document 1).

〔先前技術文獻〕 [Previous Technical Literature] 〔專利文獻〕 [Patent Literature]

〔專利文獻1〕特開平7-193162號公報 [Patent Document 1] Japanese Unexamined Patent Publication No. 7-193162

但是,此種習知之BGA型態之樹脂密封型半導體裝置,係和使用金屬引線構架的半導體封裝不同,因為使用利用耐熱樹脂之基材的兩面基板或多層配線基板,基板製造工程變複雜。例如製作基板時,需要搭載半導體元件的搭載面側之配線,及供作為形成另一方側之外部連接端子的電路形成用遮罩之製作。此外,基板製造時需要阻劑塗布、曝光‧顯像、阻劑圖案化、使配線及外部連接端子間導通用的貫通孔形成及鍍敷形成、阻劑剝離處理及基板之 貼合。因此,平均一片之基板單價遠高於金屬引線構架,總體之封裝成本變高。 However, this conventional BGA type resin-sealed semiconductor device is different from a semiconductor package using a metal lead frame, because a double-sided substrate or a multilayer wiring substrate using a heat-resistant resin base material makes the substrate manufacturing process complicated. For example, when manufacturing a substrate, it is necessary to manufacture wiring for mounting a semiconductor element on the mounting surface side and manufacturing a mask for forming a circuit as an external connection terminal on the other side. In addition, the manufacture of substrates requires resist coating, exposure, development, patterning of resists, formation of through holes and plating for common use between wiring and external connection terminals, resist stripping, and substrate fit. Therefore, the average unit price of a substrate is much higher than the metal lead frame, and the overall packaging cost becomes higher.

又,如圖7(2)、圖7(3)所示,在一個半導體裝置內進行搭載複數個半導體元件及電子元件的多晶片安裝或模組安裝時,採用使複數個半導體元件相鄰搭載於基板上,或使半導體元件重疊搭載之形態,因此隨搭載的半導體元件或電子元件之數目增加,半導體裝置之尺寸變大,難以將使用半導體裝置的電子機器設為更小、更薄、更高集積化。 In addition, as shown in FIGS. 7(2) and 7(3), when performing multi-chip mounting or module mounting in which a plurality of semiconductor elements and electronic components are mounted in one semiconductor device, a plurality of semiconductor elements are mounted adjacent to each other On the substrate, or the form of overlapping semiconductor devices, so as the number of mounted semiconductor devices or electronic components increases, the size of the semiconductor device becomes larger, and it is difficult to make the electronic device using the semiconductor device smaller, thinner, and more High integration.

本發明為解決以上課題,目的在於提供相較於習知多晶片型半導體裝置,即使搭載的半導體元件或電子元件之數目增加時,亦可以更廉價地、而且更縮小半導體裝置之尺寸的半導體裝置。 In order to solve the above problems, the present invention aims to provide a semiconductor device that can reduce the size of a semiconductor device more inexpensively and more even when the number of mounted semiconductor elements or electronic elements is increased compared to conventional multi-wafer type semiconductor devices.

為解決上述課題而使用以下之手段。 To solve the above problems, the following means are used.

首先,一種樹脂密封型半導體裝置,由第一樹脂密封體與第二樹脂密封體構成;其特徵在於:上述第一樹脂密封體由以下構成:第一半導體元件;外部端子,在上述第一半導體元件之周圍呈分離設置;內配線,將上述第一半導體元件與上述外部端子之表面予以連接;及 第一樹脂,覆蓋上述第一半導體元件與上述外部端子與上述內配線;上述外部端子之背面與上述第一半導體元件之背面與上述內配線之表面係由上述第一樹脂露出,上述第二樹脂密封體由以下構成:第二半導體元件;第二樹脂,覆蓋上述第二半導體元件;及金屬體,連接於上述第二半導體元件,而且一部分由上述第二樹脂露出;上述內配線露出上述第一樹脂密封體的面與上述金屬體露出上述第二樹脂密封體的面係被密接成型,上述內配線與上述金屬體係電性連接。 First, a resin-sealed semiconductor device is composed of a first resin-sealed body and a second resin-sealed body; characterized in that the first resin-sealed body is composed of the following: a first semiconductor element; and an external terminal on the first semiconductor Separately arranged around the element; internal wiring connecting the first semiconductor element to the surface of the external terminal; and The first resin covers the first semiconductor element and the external terminal and the inner wiring; the back surface of the external terminal and the back surface of the first semiconductor element and the surface of the inner wiring are exposed by the first resin and the second resin The sealing body is composed of: a second semiconductor element; a second resin covering the second semiconductor element; and a metal body connected to the second semiconductor element and partially exposed by the second resin; the inner wiring exposes the first The surface of the resin sealing body and the surface of the metal body where the second resin sealing body is exposed are closely formed, and the inner wiring is electrically connected to the metal system.

又,一種樹脂密封型半導體裝置的製造方法,該樹脂密封型半導體裝置由第一樹脂密封體與第二樹脂密封體構成;其特徵在於由以下工程構成:在基板之一方主面形成複數條內配線的工程;在上述複數條內配線之至少一條以上內配線的表面之一部分形成外部端子之工程,該表面係成為該內配線之與上述基板相反側之面者;對第一半導體元件與複數條內配線進行電性連接的工程;藉由第一樹脂對配置有上述複數條內配線、上述外部端子及上述第一半導體元件的上述基板之一方主面側進行樹脂密封的工程; 對上述第一樹脂與上述基板相接之面的相反側之面進行研磨,使上述外部端子之背面及上述第一半導體元件之與元件側相反側之面露出的工程;對上述基板之另一方主面之外周部分以外進行開口,以使上述複數條內配線與上述第一樹脂露出的工程;藉由金屬體對第二半導體元件與上述複數條內配線進行電性連接的工程;藉由第二樹脂對上述第二半導體元件、上述金屬體及複數條內配線進行樹脂密封,使上述第一樹脂與上述第二樹脂一體密接成型而形成樹脂密封體之工程;及對上述樹脂密封體進行切片使成為各個樹脂密封型半導體裝置的切片工程。 In addition, a method of manufacturing a resin-sealed semiconductor device comprising a first resin-sealed body and a second resin-sealed body is characterized by the following process: forming a plurality of strips on one main surface of a substrate The process of wiring; the process of forming external terminals on a part of the surface of at least one or more internal wires of the plurality of internal wires, the surface being the surface of the internal wire opposite to the substrate; the first semiconductor element and the plural The process of electrically connecting the internal wiring; the process of resin sealing the main surface of one side of the substrate on which the internal wiring, the external terminal, and the first semiconductor element are arranged with the first resin; The process of polishing the surface on the opposite side of the surface where the first resin is in contact with the substrate to expose the back surface of the external terminal and the surface of the first semiconductor element on the side opposite to the element side; the other side of the substrate The process of opening the main surface outside the outer peripheral portion to expose the plurality of internal wirings and the first resin; the process of electrically connecting the second semiconductor element and the plurality of internal wirings with a metal body; A process of resin-sealing the second semiconductor element, the metal body, and the plurality of internal wirings to form a resin sealing body by integrally molding the first resin and the second resin; and slicing the resin sealing body It becomes the slicing process of each resin-sealed semiconductor device.

藉由以上記述之手段,相較於習知搭載有複數個半導體元件的多晶片型半導體裝置,即使搭載的半導體元件或電子元件之數目增加時,亦可以更廉價地、而且更縮小半導體裝置之尺寸。因此,使用半導體裝置的電子機器,有助於實現更便宜、更小、更薄、更高集積化。 By the means described above, compared with the conventional multi-chip semiconductor device mounted with a plurality of semiconductor elements, even if the number of mounted semiconductor elements or electronic elements increases, it is possible to reduce the cost of the semiconductor device even more cheaply size. Therefore, electronic devices using semiconductor devices contribute to cheaper, smaller, thinner, and higher integration.

1‧‧‧半導體元件 1‧‧‧Semiconductor components

2‧‧‧第一半導體元件 2‧‧‧The first semiconductor element

3A、3B‧‧‧突起電極 3A, 3B‧‧‧protruding electrodes

4‧‧‧內配線 4‧‧‧ Internal wiring

5‧‧‧外部端子 5‧‧‧External terminal

6‧‧‧第一樹脂 6‧‧‧ First resin

7‧‧‧第二半導體元件 7‧‧‧Second semiconductor element

8‧‧‧第二樹脂 8‧‧‧Second resin

9‧‧‧金屬線 9‧‧‧Metal wire

10‧‧‧基板 10‧‧‧ substrate

11‧‧‧密封樹脂 11‧‧‧Sealing resin

12‧‧‧被覆層 12‧‧‧Coated layer

20‧‧‧配線 20‧‧‧Wiring

21‧‧‧外部連接部 21‧‧‧External connection

22‧‧‧焊錫球 22‧‧‧Solder ball

23‧‧‧晶粒座 23‧‧‧ Die holder

24‧‧‧貫穿孔 24‧‧‧Through hole

25‧‧‧第一樹脂密封體 25‧‧‧The first resin sealing body

26‧‧‧第二樹脂密封體 26‧‧‧Second resin sealing body

〔圖1〕本發明第一實施例之樹脂密封型半導體裝置之構造說明圖,(1)係由外部端子側透視半導體裝置之圖,(2)係沿(1)之切斷線A-A之斷面圖。 [FIG. 1] An explanatory diagram of the structure of a resin-sealed semiconductor device according to a first embodiment of the present invention, (1) is a view through the semiconductor device from the external terminal side, and (2) is broken along the cutting line AA of (1) Face map.

〔圖2〕本發明第二實施例之樹脂密封型半導體裝置之構造說明的斷面圖。 [FIG. 2] A cross-sectional view illustrating the structure of a resin-sealed semiconductor device according to a second embodiment of the present invention.

〔圖3〕本發明第三實施例之樹脂密封型半導體裝置之構造說明的斷面圖。 [FIG. 3] A cross-sectional view illustrating the structure of a resin-sealed semiconductor device according to a third embodiment of the present invention.

〔圖4〕本發明第四實施例之樹脂密封型半導體裝置之構造說明的斷面圖。 [FIG. 4] A cross-sectional view illustrating the structure of a resin-sealed semiconductor device according to a fourth embodiment of the present invention.

〔圖5〕本發明第一實施例之樹脂密封型半導體裝置的製造方法說明之工程流程斷面圖。 [FIG. 5] A cross-sectional view of a process flow for explaining the method of manufacturing the resin-sealed semiconductor device according to the first embodiment of the present invention.

〔圖6〕接續圖5,本發明第一實施例之樹脂密封型半導體裝置的製造方法說明之工程流程斷面圖。 [FIG. 6] Continuing with FIG. 5, a cross-sectional view of a process flow for explaining the manufacturing method of the resin-sealed semiconductor device according to the first embodiment of the present invention.

〔圖7〕習知樹脂密封型半導體裝置說明之斷面圖,(1)係搭載單晶片的形態說明之斷面圖,(2)及(3)係搭載多晶片的形態說明之斷面圖。 [FIG. 7] A cross-sectional view of a description of a conventional resin-sealed semiconductor device, (1) is a cross-sectional view of a single-chip mounted configuration, (2) and (3) is a cross-sectional view of a multi-chip mounted configuration .

〔圖8〕本發明第五實施例之樹脂密封型半導體裝置之構造說明圖,(1)係由外部端子側透視半導體裝置之圖,(2)係沿(1)之切斷線A-A之斷面圖。 [FIG. 8] An explanatory view of the structure of a resin-sealed semiconductor device according to a fifth embodiment of the present invention, (1) is a diagram through which the semiconductor device is seen from the external terminal side, and (2) is broken along the cutting line AA of (1) Face map.

〔圖9〕本發明第六實施例之樹脂密封型半導體裝置之構造說明的斷面圖。 [FIG. 9] A cross-sectional view illustrating the structure of a resin-sealed semiconductor device according to a sixth embodiment of the present invention.

〔圖10〕本發明第七實施例之樹脂密封型半導體裝置之構造說明的斷面圖。 [FIG. 10] A cross-sectional view illustrating the structure of a resin-sealed semiconductor device according to a seventh embodiment of the present invention.

〔圖11〕本發明第五實施例之樹脂密封型半導體裝置的製造方法說明之工程流程斷面圖。 [FIG. 11] A cross-sectional view of a process flow illustrating a method of manufacturing a resin-sealed semiconductor device according to a fifth embodiment of the present invention.

〔圖12〕接續圖11,本發明第五實施例之樹脂密封型半導體裝置的製造方法說明之工程流程斷面圖。 [FIG. 12] Continuing with FIG. 11, a cross-sectional view of a process flow illustrating a method of manufacturing a resin-sealed semiconductor device according to a fifth embodiment of the present invention.

以下,說明本發明第一實施例之樹脂密封型半導體裝置。 Hereinafter, the resin-sealed semiconductor device of the first embodiment of the present invention will be described.

圖1係表示本發明第一實施例的樹脂密封型半導體裝置之圖,(1)係由外部端子之背面透視半導體裝置之圖,圖1(2)係沿圖1(1)之切斷線A-A之斷面圖。 FIG. 1 is a diagram showing a resin-sealed semiconductor device according to a first embodiment of the present invention, (1) is a diagram through which the semiconductor device is seen through the back of an external terminal, and FIG. 1(2) is along the cutting line of FIG. 1(1) AA cross-sectional view.

如圖1所示,第一實施例之樹脂密封型半導體裝置係具有6個外部端子5的6腳位型之多晶片封裝。其構成如下。 As shown in FIG. 1, the resin-sealed semiconductor device of the first embodiment is a 6-pin type multi-chip package having six external terminals 5. Its composition is as follows.

具有:第一半導體元件2;複數條內配線4,將設於第一半導體元件2的複數個電極焊墊(未圖示)上形成的突起電極3A進行覆晶(flip-chip)連接;及外部端子5,係在複數條內配線4之一方主面(背面)呈一體連結的方式被形成;具有:第一樹脂密封體25,以僅露出內配線4之另一方主面(表面)及外部端子5的背面亦即安裝之面的方式藉由第一樹脂6進行樹脂密封;圖1(1)中以虛線表示的第二半導體元件7;及金屬體亦即突起電極3B,形成於設於第二半導體元件7的複數個電極焊墊(未圖示)上,與內配線4之另一方主面(表面)進行覆晶連接;由第二半導體元件7與突起電極3B藉由第二樹脂8進行樹脂密封的第二樹脂密封體26構成,具有:金屬體亦即突起電極3B由第二樹脂密封體26露出的面與內配線4由第一樹脂密封體25露出的面呈一體而被密接成型的 構造。 It includes: a first semiconductor element 2; a plurality of internal wirings 4; flip-chip connection of protruding electrodes 3A formed on a plurality of electrode pads (not shown) provided on the first semiconductor element 2; and The external terminal 5 is formed in such a manner that one of the main surfaces (back surface) of the plurality of inner wires 4 is integrally connected; it has: a first resin sealing body 25 to expose only the other main surface (front surface) of the inner wires 4 and The back surface of the external terminal 5, that is, the mounting surface is resin-sealed by the first resin 6; the second semiconductor element 7 shown by a dotted line in FIG. 1(1); and the metal body, that is, the bump electrode 3B, formed on On a plurality of electrode pads (not shown) of the second semiconductor element 7, a flip-chip connection is made to the other main surface (surface) of the internal wiring 4; the second semiconductor element 7 and the protruding electrode 3B are connected by the second The second resin sealing body 26 resin-sealed by the resin 8 is composed of a surface of the protruding electrode 3B that is a metal body exposed by the second resin sealing body 26 and a surface of the inner wiring 4 exposed by the first resin sealing body 25 Closely formed structure.

第一樹脂密封體25,係由設有突起電極3A的第一半導體元件2,在第一半導體元件2之周圍呈分離配置的外部端子5,以及突起電極3A及外部端子5所連接的內配線4藉由第一樹脂6進行密封的構成。第一半導體元件2及外部端子之背面係由第一樹脂6露出,第一半導體元件2之背面與外部端子5之背面係藉由第一樹脂6之表面形成一個平面,而成為半導體裝置之第一面。 The first resin sealing body 25 is composed of a first semiconductor element 2 provided with a protruding electrode 3A, an external terminal 5 arranged separately around the first semiconductor element 2, and an internal wiring connected to the protruding electrode 3A and the external terminal 5 4 The structure is sealed by the first resin 6. The back surface of the first semiconductor element 2 and the external terminal is exposed by the first resin 6, the back surface of the first semiconductor element 2 and the back surface of the external terminal 5 form a plane by the surface of the first resin 6, and become the first one side.

又,第二樹脂密封體26構成為,設有突起電極3B的第二半導體元件7被第二樹脂8覆蓋,突起電極3B之表面由第二樹脂8露出。由第一樹脂密封體25露出的內配線4與由第二樹脂密封體26露出的突起電極3B被連接而形成本發明之樹脂密封型半導體裝置。又,第一樹脂密封體25與第二樹脂密封體26斷面圖中為矩形,第一樹脂密封體25及第二樹脂密封體26構成之樹脂密封型半導體裝置亦具有矩形之斷面。 In addition, the second resin sealing body 26 is configured such that the second semiconductor element 7 provided with the bump electrode 3B is covered with the second resin 8, and the surface of the bump electrode 3B is exposed by the second resin 8. The inner wiring 4 exposed by the first resin sealing body 25 and the bump electrode 3B exposed by the second resin sealing body 26 are connected to form the resin-sealed semiconductor device of the present invention. Moreover, the cross-sectional view of the first resin sealing body 25 and the second resin sealing body 26 is rectangular, and the resin-sealed semiconductor device composed of the first resin sealing body 25 and the second resin sealing body 26 also has a rectangular cross-section.

如圖1(1)、圖1(2)所示,第一實施例之樹脂密封型半導體裝置中,第一半導體元件2與第二半導體元件7分別透過突起電極3A、3B而與內配線4進行覆晶連接,在半導體裝置內呈面對面搭載。如上述說明,藉由設為面對面搭載,比起習知更能縮短半導體元件間之配線距離,可以實現配線損失(空間、電阻等)更小,高效率之設計。 As shown in FIGS. 1(1) and 1(2), in the resin-sealed semiconductor device of the first embodiment, the first semiconductor element 2 and the second semiconductor element 7 pass through the protruding electrodes 3A, 3B and communicate with the internal wiring 4 respectively. Flip-chip connection is made and mounted face-to-face in the semiconductor device. As described above, by being face-to-face mounted, the wiring distance between the semiconductor elements can be shortened compared to the conventional one, and it is possible to realize a design with smaller wiring loss (space, resistance, etc.) and high efficiency.

第一實施例中,第一半導體元件2及第二半導體元件 7分別由對MOSFET之開關進行控制的控制元件及MOSFET構成。在第一半導體元件2及第二半導體元件7之電極部,分別形成有銅材之突起電極3A、3B,在以銅為基材的內配線4之與突起電極3A、3B之連接表面依序形成鎳、鈀、金之積層膜。第一樹脂6及第二樹脂8使用半導體元件之密封所使用的含有一般之遮光成分的熱硬化型之環氧樹脂。依據製品規格、形態亦有可能使用光透過性之密封樹脂作為第一樹脂6或第二樹脂8。 In the first embodiment, the first semiconductor element 2 and the second semiconductor element 7 consists of control elements and MOSFETs that control the switching of MOSFETs. Protruding electrodes 3A and 3B of copper are formed on the electrode portions of the first semiconductor element 2 and the second semiconductor element 7, respectively, and the connection surfaces of the inner wiring 4 made of copper and the protruding electrodes 3A and 3B are in order Form a layered film of nickel, palladium, and gold. For the first resin 6 and the second resin 8, a thermosetting epoxy resin containing a general light-shielding component used for sealing the semiconductor element is used. Depending on the product specification and form, it is also possible to use a light-transmitting sealing resin as the first resin 6 or the second resin 8.

又,第一半導體元件2之與元件形成側相反側之面,係和外部端子5之背面亦即安裝面成為同一主面,由第一樹脂6露出外部而形成,該露出製程可以藉由研磨樹脂來實現。例如覆晶連接時,將第一半導體元件2的厚度設為250μm,在元件之剛性高的狀態下進行覆晶連接,藉由之後之樹脂研磨製程,直至和外部端子5成為同一平面為止可以薄化第一半導體元件2。 In addition, the surface of the first semiconductor element 2 opposite to the element formation side is the same main surface as the back surface of the external terminal 5, that is, the mounting surface, and is formed by exposing the first resin 6 to the outside. This exposure process can be performed by polishing Resin. For example, in flip-chip connection, the thickness of the first semiconductor element 2 is set to 250 μm, and the flip-chip connection is carried out in a state where the rigidity of the element is high. By the subsequent resin grinding process, it can be thin until it becomes the same plane as the external terminal 5化first semiconductor element 2

特別是半導體元件之尺寸越大,例如薄型化至50μm時會降低半導體元件之剛性,覆晶連接變為困難,導致品質之減低或生產良率之減低。第一實施例中,樹脂密封型半導體裝置,即使搭載複數個更大半導體元件時,藉由上述製程進行覆晶連接,因此可以穩定的良率提供更薄型化的半導體裝置。 In particular, the larger the size of the semiconductor element, for example, when the thickness is reduced to 50 μm, the rigidity of the semiconductor element is reduced, and the flip chip connection becomes difficult, resulting in a decrease in quality or a reduction in production yield. In the first embodiment, even if a plurality of larger semiconductor elements are mounted on the resin-sealed semiconductor device, the flip-chip connection is performed by the above-described process, so that a thinner semiconductor device can be provided with a stable yield.

以下,說明本發明第二實施例之樹脂密封型半導體裝置。 Hereinafter, the resin-sealed semiconductor device of the second embodiment of the present invention will be described.

圖2係本發明第二實施例的樹脂密封型半導體裝置之 斷面圖。第二實施例雖具有和第一實施例同等構造,不同點在於:使用接著材將第二半導體元件7以面朝上方式固定於第一樹脂6之主面,及設於第二半導體元件7的複數個電極焊墊與複數條內配線4係使用本實施例中之金屬體亦即金屬線9的導線接合連接。第二實施例使用的金屬線9係使用銅線。又,取代第一實施例例示的半導體元件之構成,可以將第一半導體元件2及第二半導體元件7構成為分別對MOSFET、MOSFET之開關進行控制的控制元件。 FIG. 2 is a diagram of a resin-sealed semiconductor device according to a second embodiment of the invention Sectional view. Although the second embodiment has the same structure as the first embodiment, the difference is that the second semiconductor element 7 is fixed to the main surface of the first resin 6 in a face-up manner using a bonding material, and is provided on the second semiconductor element 7 The plurality of electrode pads and the plurality of internal wirings 4 are connected by wire bonding using the metal body 9 that is the metal body in this embodiment. The metal wire 9 used in the second embodiment uses copper wire. In addition, instead of the configuration of the semiconductor element exemplified in the first embodiment, the first semiconductor element 2 and the second semiconductor element 7 may be configured as control elements that respectively control MOSFETs and MOSFET switches.

於此,第一樹脂6與第二樹脂8之組成可以個別決定。可以是同一組成或不同的組成。例如第二半導體元件7為光學元件,第一半導體元件2為其控制元件時,可以將第二樹脂8設為透明樹脂,將第一樹脂6設為遮光性之樹脂。 Here, the composition of the first resin 6 and the second resin 8 can be determined individually. It can be the same composition or a different composition. For example, when the second semiconductor element 7 is an optical element and the first semiconductor element 2 is a control element, the second resin 8 may be a transparent resin, and the first resin 6 may be a light-shielding resin.

以下,說明本發明第三實施例之樹脂密封型半導體裝置。 The resin-sealed semiconductor device of the third embodiment of the present invention will be described below.

圖3係本發明第三實施例的樹脂密封型半導體裝置之斷面圖。第三實施例雖具有和第一實施例同等構造,不同點在於:第一半導體元件2及第二半導體元件7分別替換為複數個半導體元件之構成。 3 is a cross-sectional view of a resin-sealed semiconductor device according to a third embodiment of the invention. Although the third embodiment has the same structure as the first embodiment, the difference is that the first semiconductor element 2 and the second semiconductor element 7 are replaced with a plurality of semiconductor elements.

如圖3(1)所示,複數個第一半導體元件2及複數個第二半導體元件7與複數條內配線4同時藉由覆晶連接構成。又,如圖3(2)所示,複數個第一半導體元件2與複數條內配線4係藉由覆晶連接構成,另外,複數個第 二半導體元件7與複數條內配線4亦可以藉由導線接合連接之構成。複數個第一半導體元件2、複數個第二半導體元件7與複數條內配線4之連接形態,依據對象製品的目的可以採用導線接合連接或覆晶連接之任一之組合。 As shown in FIG. 3(1), the plurality of first semiconductor elements 2 and the plurality of second semiconductor elements 7 and the plurality of internal wirings 4 are simultaneously formed by flip-chip connection. Furthermore, as shown in FIG. 3(2), the plurality of first semiconductor elements 2 and the plurality of internal wirings 4 are formed by flip chip connection, and the plurality of The two semiconductor elements 7 and the plurality of internal wires 4 may also be constituted by wire bonding. The connection form of the plurality of first semiconductor elements 2, the plurality of second semiconductor elements 7 and the plurality of internal wirings 4 may be any combination of wire bonding connection or flip chip connection according to the purpose of the target product.

如上述說明,第三實施例之樹脂密封型半導體裝置,即使針對藉由複數個半導體元件或複數個元件達成的高度化製品規格或應用,在不增大半導體裝置之尺寸情況下,可以提供將有限空間最大限活用的安裝選項,有助於貢獻要求更小、更薄、更高集積化的電子機器之開發。 As described above, the resin-sealed semiconductor device of the third embodiment, even for the advancement of product specifications or applications achieved by a plurality of semiconductor elements or a plurality of elements, without increasing the size of the semiconductor device, can provide The installation option with maximum utilization of limited space helps to contribute to the development of electronic devices that require smaller, thinner and more integrated.

以下,說明本發明第四實施例之樹脂密封型半導體裝置。 Hereinafter, the resin-sealed semiconductor device of the fourth embodiment of the present invention will be described.

圖4係本發明第四實施例的樹脂密封型半導體裝置之斷面圖。第四實施例具有和第一實施例同等構造。但是,第一半導體元件2之與元件形成側相反側之面,並非和外部端子5之背面亦即安裝面位於同一主面,而是由第一樹脂6露出外部而被形成。圖4(1)中第一半導體元件2被覆晶連接,其元件形成面面對第二半導體元件7而設置。又,圖4(2)中第一半導體元件2係導線接合連接,其元件形成面係和第二半導體元件7之元件形成面設於同一方向。在製品規格上第一半導體元件2無法露出外部時,如圖4(1)、圖4(2)所示,使用使第一半導體元件2埋入第一樹脂6之構成乃有效。 4 is a cross-sectional view of a resin-sealed semiconductor device according to a fourth embodiment of the invention. The fourth embodiment has the same configuration as the first embodiment. However, the surface of the first semiconductor element 2 opposite to the element formation side is not formed on the same main surface as the back surface of the external terminal 5, that is, the mounting surface, but is formed by exposing the first resin 6 to the outside. In FIG. 4(1), the first semiconductor element 2 is flip-chip connected, and its element forming surface is provided facing the second semiconductor element 7. In addition, in FIG. 4(2), the first semiconductor element 2 is wire-bonded and connected, and the element forming surface thereof and the element forming surface of the second semiconductor element 7 are provided in the same direction. When the first semiconductor element 2 cannot be exposed to the outside in terms of product specifications, as shown in FIGS. 4(1) and 4(2), a configuration in which the first semiconductor element 2 is embedded in the first resin 6 is effective.

接著,依據各工程所示斷面圖說明本發明第一實施例的樹脂密封型半導體裝置的製造方法。 Next, the method of manufacturing the resin-sealed semiconductor device according to the first embodiment of the present invention will be described based on the cross-sectional views shown in each process.

如圖5(1)所示,首先,準備基板10。基板10係長度250mm,寬度80mm,厚度250μm之鐵系鋼板。其他亦可以使用以銅為基材的合金素材,或以鎳為基材的合金素材。另外,亦可以是絕緣體之陶瓷或纖維強化塑膠(FRP)板或聚醯胺等有機素材板。如圖5(2)所示,在基板10之一方主面,藉由電解鍍敷或印刷法形成厚度15μm之配線圖案作為銅之內配線4。之後,如圖5(3)所示,在欲形成外部端子5的內配線4之表面之一部分藉由電解鍍敷形成厚度80μm之外部端子5之圖案,該表面係成為內配線4之與基板10相反側之面。外部端子之材質可以由焊錫、金、銀、銅、鋁、鈀、或鎳之單層材料或彼等金屬積層而成的多層金屬材料構成。 As shown in FIG. 5(1), first, the substrate 10 is prepared. The substrate 10 is an iron-based steel plate with a length of 250 mm, a width of 80 mm, and a thickness of 250 μm. Other alloy materials using copper as a base material or alloy materials using nickel as a base material can also be used. In addition, it can also be an organic material board such as an insulator ceramic or fiber reinforced plastic (FRP) board or polyamide. As shown in FIG. 5(2), on one main surface of the substrate 10, a wiring pattern with a thickness of 15 μm is formed as the copper inner wiring 4 by electrolytic plating or printing. After that, as shown in FIG. 5(3), a part of the surface of the internal wiring 4 where the external terminal 5 is to be formed is formed a pattern of the external terminal 5 with a thickness of 80 μm by electrolytic plating, and this surface becomes the internal wiring 4 and the substrate 10 The opposite side. The material of the external terminal may be composed of a single-layer material of solder, gold, silver, copper, aluminum, palladium, or nickel, or a multi-layer metal material formed by laminating these metals.

接著,如圖5(4)所示,將經由背部研磨成為250μm厚度的第一半導體元件2透過突起電極3A覆晶連接於內配線4之一部分之表面。 Next, as shown in FIG. 5(4), the first semiconductor element 2 ground to a thickness of 250 μm by back grinding is flip-chip connected to a part of the surface of the internal wiring 4 through the bump electrode 3A.

接著,如圖5(5)所示,針對內配線4與外部端子5及第一半導體元件2,利用第一樹脂6由基板10之一方主面側藉由傳遞模塑進行樹脂密封,形成樹脂厚200μm左右之樹脂密封體。第一樹脂6係使用半導體元件之密封所使用一般之含遮光成分的熱硬化型環氧樹脂。 Next, as shown in FIG. 5(5), the internal wiring 4 and the external terminals 5 and the first semiconductor element 2 are resin-sealed by transfer molding from the one main surface side of the substrate 10 with the first resin 6 to form a resin A resin sealing body with a thickness of about 200 μm. The first resin 6 is a general thermosetting epoxy resin containing a light-shielding component used for sealing semiconductor devices.

接著,如圖6(1)所示,研磨第一樹脂6之一方主面全體,使外部端子5之安裝面及第一半導體元件2之元件側的相反側之面露出。接著,如圖6(2)所示,在基板10之另一方主面之外周部分以外藉由蝕刻開口,使內 配線4與第一樹脂6露出。接著,如圖6(3)所示,透過設於第二半導體元件7的突起電極3B,對第二半導體裝置7與內配線4進行覆晶連接。 Next, as shown in FIG. 6(1), the entire main surface of the first resin 6 is polished to expose the mounting surface of the external terminal 5 and the surface of the first semiconductor element 2 opposite to the element side. Next, as shown in FIG. 6(2), the inner surface of the other main surface of the substrate 10 is etched outside the outer peripheral portion to make the inner The wiring 4 and the first resin 6 are exposed. Next, as shown in FIG. 6(3), the second semiconductor device 7 and the internal wiring 4 are flip-chip connected through the bump electrode 3B provided in the second semiconductor element 7.

接著,如圖6(4)所示,利用第二樹脂8藉由傳遞模塑法對第二半導體元件7及內配線4進行樹脂密封,使第一樹脂6與第二樹脂8一體密接成型而形成樹脂密封體。第二樹脂8亦和第一樹脂6同樣使用含一般遮光成分的熱硬化型之環氧樹脂。又,利用第二樹脂8進行一體成型前,藉由電漿處理等針對蝕刻開口的內配線4與第一樹脂6之表面進行洗淨,則可以提高界面之樹脂密接性,可以獲得高可靠性的樹脂密封體。第二樹脂8之形成可以取代傳遞模塑法改用澆注法或擠壓法(pressing)。 Next, as shown in FIG. 6(4), the second semiconductor element 7 and the inner wiring 4 are resin-sealed by the transfer molding method using the second resin 8, so that the first resin 6 and the second resin 8 are integrally and closely molded A resin sealing body is formed. Like the first resin 6, the second resin 8 uses a thermosetting epoxy resin containing a general shading component. In addition, before the integral molding with the second resin 8, the surfaces of the inner wiring 4 and the first resin 6 that are etched by plasma treatment or the like are washed, the resin adhesion of the interface can be improved, and high reliability can be obtained Resin seal. The formation of the second resin 8 can replace the transfer molding method with a casting method or a pressing method.

最後,如圖6(5)所示,藉由切刃對樹脂密封體進行切片,完成各個樹脂密封型半導體裝置。亦可以取代切刃改用劈裂法(breaking)或雷射切割法。 Finally, as shown in FIG. 6(5), the resin sealing body is sliced by a cutting edge to complete each resin-sealed semiconductor device. It is also possible to replace the cutting edge with a breaking method or a laser cutting method.

接著,以下說明本發明第五實施例之樹脂密封型半導體裝置。 Next, the resin-sealed semiconductor device of the fifth embodiment of the present invention will be described below.

圖8係本發明第五實施例的樹脂密封型半導體裝置之圖,(1)係由外部端子之背面透視半導體裝置之圖,圖8(2)係沿圖8(1)切斷線A-A之斷面圖。 8 is a diagram of a resin-sealed semiconductor device according to a fifth embodiment of the present invention, (1) is a diagram through which the semiconductor device is seen through the back of an external terminal, and FIG. 8(2) is taken along line AA of FIG. 8(1) Sectional view.

如圖8所示,第五實施例之樹脂密封型半導體裝置係具有6個外部端子5的6腳位型(pin type)之多晶片封裝。其構成具有:第一半導體元件2;複數條內配線4,將設於第一半導體元件2的複數個電極焊墊(未圖示)上 形成的突起電極3A進行覆晶連接;及外部端子5,係在複數條內配線4之一方主面(背面)呈一體連結的方式被形成;具有:第一樹脂密封體25,以僅露出內配線4之另一方主面(表面)及外部端子5的背面亦即安裝之面的方式藉由第一樹脂6進行樹脂密封;第二半導體元件7;及金屬體亦即突起電極3B,形成於設於第二半導體元件7的複數個電極焊墊(未圖示)上,與內配線4之另一方主面(表面)進行覆晶連接;由第二半導體元件7與突起電極3B藉由第二樹脂8進行樹脂密封的第二樹脂密封體26構成,具有:金屬體亦即突起電極3B由第二樹脂密封體26露出的面與內配線4由第一樹脂密封體25露出的面呈一體而被密接成型的構造。 As shown in FIG. 8, the resin-sealed semiconductor device of the fifth embodiment is a 6-pin type multi-chip package having six external terminals 5. The structure includes: a first semiconductor element 2; a plurality of internal wirings 4 to be provided on a plurality of electrode pads (not shown) of the first semiconductor element 2 The formed protruding electrode 3A is flip-chip connected; and the external terminal 5 is formed so as to be integrally connected on one main surface (rear surface) of the plurality of inner wirings 4; it has: a first resin sealing body 25 to expose only the inner The other main surface (surface) of the wiring 4 and the back surface of the external terminal 5 that is the mounting surface are resin-sealed by the first resin 6; the second semiconductor element 7; and the metal body, that is, the protruding electrode 3B, formed in A plurality of electrode pads (not shown) provided on the second semiconductor element 7 are flip-chip connected to the other main surface (surface) of the internal wiring 4; the second semiconductor element 7 and the protruding electrode 3B are connected by The second resin sealing body 26 resin-sealed by the two resins 8 is composed of a metal body, that is, a surface of the protruding electrode 3B exposed by the second resin sealing body 26 and a surface of the inner wiring 4 exposed by the first resin sealing body 25 The structure is closely formed.

第一樹脂密封體25,係由設有突起電極3A的第一半導體元件2,設於第一半導體元件2之與元件形成側相反側之面的被覆層12;在第一半導體元件2之周圍呈分離配置的外部端子5,以及突起電極3A及外部端子5所連接的內配線4藉由第一樹脂6進行密封的構成。設於第一半導體元件2之與元件形成側相反側之面的被覆層12及外部端子之背面係由第一樹脂6露出,設於第一半導體元件2之與元件形成側相反側之面的被覆層12及外部端子5之背面係藉由第一樹脂6之表面形成一個平面,而成為半導體裝置之第一面。 The first resin sealing body 25 is composed of the first semiconductor element 2 provided with the protruding electrode 3A, the coating layer 12 provided on the surface of the first semiconductor element 2 opposite to the element formation side; around the first semiconductor element 2 The external terminal 5 in a separate arrangement, and the internal wiring 4 connected to the protruding electrode 3A and the external terminal 5 are sealed by the first resin 6. The back surface of the coating layer 12 and the external terminals provided on the surface of the first semiconductor element 2 opposite to the element formation side is exposed by the first resin 6 and is provided on the surface of the first semiconductor element 2 opposite to the element formation side The back surface of the coating layer 12 and the external terminal 5 is formed as a flat surface by the surface of the first resin 6 and becomes the first surface of the semiconductor device.

又,第二樹脂密封體26構成為,設有突起電極3B的第二半導體元件7被第二樹脂8覆蓋,突起電極3B之表 面由第二樹脂8露出。由第一樹脂密封體25露出的內配線4與由第二樹脂密封體26露出的突起電極3B被連接而形成本發明之樹脂密封型半導體裝置。又,第一樹脂密封體25與第二樹脂密封體26斷面圖中為矩形,第一樹脂密封體25及第二樹脂密封體26構成之樹脂密封型半導體裝置亦具有矩形之斷面。 Further, the second resin sealing body 26 is configured such that the second semiconductor element 7 provided with the protruding electrode 3B is covered with the second resin 8 and the surface of the protruding electrode 3B The surface is exposed by the second resin 8. The inner wiring 4 exposed by the first resin sealing body 25 and the bump electrode 3B exposed by the second resin sealing body 26 are connected to form the resin-sealed semiconductor device of the present invention. Moreover, the cross-sectional view of the first resin sealing body 25 and the second resin sealing body 26 is rectangular, and the resin-sealed semiconductor device composed of the first resin sealing body 25 and the second resin sealing body 26 also has a rectangular cross-section.

圖如8(1)、圖8(2)所示,第五實施例之樹脂密封型半導體裝置中,第一半導體元件2與第二半導體元件7分別透過突起電極3A、3B而與內配線4進行覆晶連接,在半導體裝置內呈面對面搭載。如上述說明,藉由設為面對面搭載,比起習知更能縮短半導體元件間之配線距離,可以實現配線損失(空間、電阻等)更小,高效率之設計。又,藉由設於第一半導體元件2之與元件形成側相反側之面的被覆層12可以保護第一半導體元件2免受外部環境影響。 As shown in FIG. 8(1) and FIG. 8(2), in the resin-sealed semiconductor device of the fifth embodiment, the first semiconductor element 2 and the second semiconductor element 7 communicate with the internal wiring 4 through the protruding electrodes 3A, 3B, respectively Flip-chip connection is made and mounted face-to-face in the semiconductor device. As described above, by being face-to-face mounted, the wiring distance between the semiconductor elements can be shortened compared to the conventional one, and it is possible to realize a design with smaller wiring loss (space, resistance, etc.) and high efficiency. In addition, the coating layer 12 provided on the surface of the first semiconductor element 2 opposite to the element formation side can protect the first semiconductor element 2 from the external environment.

第五實施例中,第一半導體元件2及第二半導體元件7分別由對MOSFET之開關進行控制的控制元件及MOSFET構成。在第一半導體元件2及第二半導體元件7之電極部,分別形成有銅材之突起電極3A、3B,在以銅為基材的內配線4之與突起電極3A、3B之連接表面依序形成鎳、鈀、金之積層膜。第一樹脂6及第二樹脂8使用半導體元件之密封所使用的含有一般之遮光成分的熱硬化型之環氧樹脂。依據製品規格、形態亦有可能使用光透過性之密封樹脂作為第一樹脂6或第二樹脂8。第一半導體 元件2對外部光之影響敏感時,藉由採用遮光材作為設於第一半導體元件2之與元件形成側相反側之面的被覆層12,即可減少外部光之影響。 In the fifth embodiment, the first semiconductor element 2 and the second semiconductor element 7 are respectively composed of a control element and a MOSFET that control the switching of the MOSFET. Protruding electrodes 3A and 3B of copper are formed on the electrode portions of the first semiconductor element 2 and the second semiconductor element 7, respectively, and the connection surfaces of the inner wiring 4 made of copper and the protruding electrodes 3A and 3B are in order Form a layered film of nickel, palladium, and gold. For the first resin 6 and the second resin 8, a thermosetting epoxy resin containing a general light-shielding component used for sealing the semiconductor element is used. Depending on the product specification and form, it is also possible to use a light-transmitting sealing resin as the first resin 6 or the second resin 8. First Semiconductor When the element 2 is sensitive to the influence of external light, by using a light-shielding material as the coating layer 12 provided on the surface of the first semiconductor element 2 opposite to the element formation side, the influence of external light can be reduced.

又,第一半導體元件2之與元件形成側相反側之面上設置的被覆層12之表面,係和外部端子5之背面亦即安裝面成為同一主面,由第一樹脂6露出外部而形成,該露出製程可以藉由研磨樹脂來實現。例如覆晶連接時,將第一半導體元件2的厚度設為50μm,塗布80μm厚度之樹脂作為設於第一半導體元件2之與元件形成側相反側之面的被覆層12,在元件之剛性高的狀態下進行覆晶連接,藉由之後之樹脂研磨製程,直至和外部端子5成為同一平面為止,對設於第一半導體元件2之與元件形成側相反側之面的樹脂之被覆層12進行研磨,可以薄化被覆層12。 In addition, the surface of the coating layer 12 provided on the surface of the first semiconductor element 2 opposite to the element formation side is the same main surface as the mounting surface of the back surface of the external terminal 5 and is formed by exposing the first resin 6 to the outside The exposure process can be achieved by grinding the resin. For example, in the case of flip chip connection, the thickness of the first semiconductor element 2 is set to 50 μm, and a resin with a thickness of 80 μm is applied as the coating layer 12 provided on the surface of the first semiconductor element 2 opposite to the element formation side. The flip-chip connection is performed in the state of, and the resin coating layer 12 provided on the surface of the first semiconductor element 2 opposite to the element formation side is formed by the subsequent resin polishing process until it becomes the same plane as the external terminal 5 By grinding, the coating layer 12 can be thinned.

特別是樹脂研磨製程中,難以對外部端子5(例如銅)與第一半導體元件2(例如矽)與第一樹脂6(環氧樹脂)之三種異種材料進行研磨,有可能導致品質降低或生產良率之減低。因此,第五實施例中之樹脂密封型半導體裝置,藉由在第一半導體元件2之與元件形成側相反側之面設置樹脂被覆層12,則於研磨製程僅需研磨外部端子5(例如銅)與第一樹脂6(例如環氧樹脂)與被覆層12(例如環氧樹脂)之二種材料(例如銅與環氧樹脂)。即使搭載複數個更大半導體元件時,亦可以更簡單進行上述研磨製程,因此可以穩定的良率提供更高集積化、更薄型化的多晶片半導體裝置。特別是第一半導體元件2之母 材之矽為難削材,因此藉由設置被覆層12來提高快削性對於品質之提升或生產良率之提高具有效果。 Especially in the resin grinding process, it is difficult to grind the three different materials of the external terminal 5 (such as copper), the first semiconductor element 2 (such as silicon) and the first resin 6 (epoxy resin), which may lead to quality degradation or production Yield reduction. Therefore, in the resin-sealed semiconductor device of the fifth embodiment, by providing the resin coating layer 12 on the surface of the first semiconductor element 2 opposite to the element formation side, only external terminals 5 (such as copper) need to be polished in the polishing process ) And the first resin 6 (eg epoxy resin) and the coating layer 12 (eg epoxy resin) two materials (eg copper and epoxy resin). Even when a plurality of larger semiconductor elements are mounted, the above-mentioned polishing process can be performed more easily, and therefore, a more integrated and thinner multi-chip semiconductor device can be provided with a stable yield. Especially the mother of the first semiconductor element 2 The silicon of the material is difficult to cut, so the provision of the coating layer 12 to improve the rapid cutting performance has an effect on the improvement of quality or the improvement of production yield.

以下,說明本發明第六實施例之樹脂密封型半導體裝置。 Hereinafter, the resin-sealed semiconductor device of the sixth embodiment of the present invention will be described.

圖9係本發明第六實施例的樹脂密封型半導體裝置之斷面圖。第六實施例雖具有和第五實施例同等構造,不同點在於:使用接著材將第二半導體元件7以面朝上方式固定於第一樹脂6之主面,及設於第二半導體元件7的複數個電極焊墊與複數條內配線4係使用本實施例中之金屬體亦即金屬線9的導線接合連接。第六實施例使用的金屬線9係使用銅線。又,取代第五實施例例示的半導體元件之構成,可以將第一半導體元件2及第二半導體元件7構成為分別對MOSFET、MOSFET之開關進行控制的控制元件。 9 is a cross-sectional view of a resin-sealed semiconductor device according to a sixth embodiment of the invention. Although the sixth embodiment has the same structure as the fifth embodiment, the difference is that the second semiconductor element 7 is fixed to the main surface of the first resin 6 in a face-up manner using a bonding material, and is provided on the second semiconductor element 7 The plurality of electrode pads and the plurality of internal wirings 4 are connected by wire bonding using the metal body 9 that is the metal body in this embodiment. The metal wire 9 used in the sixth embodiment uses copper wire. In addition, instead of the configuration of the semiconductor element exemplified in the fifth embodiment, the first semiconductor element 2 and the second semiconductor element 7 may be configured as control elements that respectively control MOSFETs and MOSFET switches.

於此,第一樹脂6與第二樹脂8之組成可以個別決定。可以是同一組成或不同的組成。例如第二半導體元件7為光學元件,第一半導體元件2為其控制元件時,可以將第二樹脂8設為透明樹脂,將第一樹脂6設為遮光性之樹脂。 Here, the composition of the first resin 6 and the second resin 8 can be determined individually. It can be the same composition or a different composition. For example, when the second semiconductor element 7 is an optical element and the first semiconductor element 2 is a control element, the second resin 8 may be a transparent resin, and the first resin 6 may be a light-shielding resin.

以下說明本發明第七實施例之樹脂密封型半導體裝置。 The resin-sealed semiconductor device of the seventh embodiment of the present invention will be described below.

圖10係本發明第七實施例的樹脂密封型半導體裝置之斷面圖。第七實施例雖具有和第五實施例同等構造,不同點在於:第一半導體元件2及第二半導體元件7分別替 換為複數個半導體元件之構成。 10 is a cross-sectional view of a resin-sealed semiconductor device according to a seventh embodiment of the invention. Although the seventh embodiment has the same structure as the fifth embodiment, the difference is that the first semiconductor element 2 and the second semiconductor element 7 are replaced by Change to the structure of a plurality of semiconductor elements.

如圖10(1)所示,複數個第一半導體元件2及複數個第二半導體元件7與複數條內配線4同時藉由覆晶連接構成。又,如圖10(2)所示,複數個第一半導體元件2與複數條內配線4係藉由覆晶連接構成,另外,複數個第二半導體元件7與複數條內配線4亦可以藉由導線接合連接之構成。複數個第一半導體元件2、複數個第二半導體元件7與複數條內配線4之連接形態,依據對象製品的目的可以採用導線接合連接或覆晶連接之任一之組合。 As shown in FIG. 10(1), the plurality of first semiconductor elements 2 and the plurality of second semiconductor elements 7 and the plurality of internal wirings 4 are simultaneously formed by flip-chip connection. Also, as shown in FIG. 10(2), the plurality of first semiconductor elements 2 and the plurality of internal wirings 4 are formed by flip-chip connection, and the plurality of second semiconductor elements 7 and the plurality of internal wirings 4 can also be borrowed Consists of wire bonding connection. The connection form of the plurality of first semiconductor elements 2, the plurality of second semiconductor elements 7 and the plurality of internal wirings 4 may be any combination of wire bonding connection or flip chip connection according to the purpose of the target product.

如上述說明,第七實施例之樹脂密封型半導體裝置中,即使針對藉由複數個半導體元件或複數個元件達成的高度化製品規格或應用,在不增大半導體裝置之尺寸情況下,可以提供將有限空間最大限活用的安裝選項,有助於貢獻要求更小、更薄、更高集積化、更高品質的電子機器之開發。 As described above, in the resin-sealed semiconductor device of the seventh embodiment, even for the advanced product specifications or applications achieved by a plurality of semiconductor elements or a plurality of elements, without increasing the size of the semiconductor device, it is possible to provide Installation options that maximize the use of limited space help contribute to the development of electronic devices that require smaller, thinner, higher integration, and higher quality.

接著,依據各工程所示斷面圖說明本發明第五實施例的樹脂密封型半導體裝置的製造方法。 Next, the manufacturing method of the resin-sealed semiconductor device according to the fifth embodiment of the present invention will be described based on the cross-sectional views shown in each process.

如圖11(1)所示,首先,準備基板10。基板10係長度250mm,寬度80mm,厚度250μm之鐵系鋼板。其他亦可以使用以銅為基材的合金素材,或以鎳為基材的合金素材。另外,亦可以是絕緣體之陶瓷或纖維強化塑膠(FRP)板或聚醯胺等有機素材板。如圖11(2)所示,在基板10之一方主面,藉由電解鍍敷或印刷法形成厚度15μm之配線圖案作為銅之內配線4。之後,如圖11(3) 所示,在欲形成外部端子5的內配線4之表面之一部分藉由電解鍍敷形成厚度80μm之外部端子5之圖案,該表面係成為內配線4之與基板10相反側之面。外部端子之材質可以由焊錫、金、銀、銅、鋁、鈀、或鎳之單層材料或彼等金屬積層而成的多層金屬材料構成。 As shown in FIG. 11(1), first, the substrate 10 is prepared. The substrate 10 is an iron-based steel plate with a length of 250 mm, a width of 80 mm, and a thickness of 250 μm. Other alloy materials using copper as a base material or alloy materials using nickel as a base material can also be used. In addition, it can also be an organic material board such as an insulator ceramic or fiber reinforced plastic (FRP) board or polyamide. As shown in FIG. 11(2), on one main surface of the substrate 10, a wiring pattern with a thickness of 15 μm is formed as a copper inner wiring 4 by electrolytic plating or printing. After that, as shown in Figure 11(3) As shown, a part of the surface of the internal wiring 4 where the external terminal 5 is to be formed is formed with a pattern of the external terminal 5 having a thickness of 80 μm by electrolytic plating, and this surface becomes the surface of the internal wiring 4 opposite to the substrate 10. The material of the external terminal may be composed of a single-layer material of solder, gold, silver, copper, aluminum, palladium, or nickel, or a multi-layer metal material formed by laminating these metals.

接著,如圖11(4)所示,在實施背部研磨成為50μm厚度之後,針對背部研磨面塗布有厚度80μm樹脂之被覆層12的晶圓藉由切割進行切片而成為第一半導體元件2,使第一半導體元件2透過突起電極3A覆晶連接於內配線4之一部分之表面。接著,如圖11(5)所示,針對內配線4與外部端子5及第一半導體元件2,利用第一樹脂6由基板10之一方主面側藉由傳遞模塑進行樹脂密封,形成樹脂厚200μm左右之樹脂密封體。第一樹脂6係使用半導體元件之密封所使用一般之含遮光成分的熱硬化型環氧樹脂。 Next, as shown in FIG. 11(4), after back grinding is performed to a thickness of 50 μm, a wafer coated with a coating layer 12 having a thickness of 80 μm on the back grinding surface is sliced by dicing to become the first semiconductor element 2 so that The first semiconductor element 2 is flip-chip connected to the surface of a part of the internal wiring 4 through the bump electrode 3A. Next, as shown in FIG. 11(5), the internal wiring 4 and the external terminals 5 and the first semiconductor element 2 are resin-sealed by transfer molding from the one main surface side of the substrate 10 with the first resin 6 to form a resin A resin sealing body with a thickness of about 200 μm. The first resin 6 is a general thermosetting epoxy resin containing a light-shielding component used for sealing semiconductor devices.

接著,如圖12(1)所示,研磨第一樹脂6之一方主面全體,使外部端子5之安裝面及第一半導體元件2之與元件形成側相反側之面的被覆層12露出。接著,如圖12(2)所示,在基板10之另一方主面之外周部分以外藉由蝕刻進行開口,使內配線4與第一樹脂6露出。接著,如圖12(3)所示,透過設於第二半導體元件7的突起電極3B,對第二半導體裝置7與內配線4進行覆晶連接。 Next, as shown in FIG. 12(1), the entire principal surface of the first resin 6 is polished to expose the mounting surface of the external terminal 5 and the coating layer 12 on the surface of the first semiconductor element 2 opposite to the element formation side. Next, as shown in FIG. 12(2), the other main surface of the substrate 10 is opened by etching other than the outer peripheral portion to expose the inner wiring 4 and the first resin 6. Next, as shown in FIG. 12(3), the second semiconductor device 7 and the internal wiring 4 are flip-chip connected through the bump electrode 3B provided in the second semiconductor element 7.

接著,圖12(4)所示,利用第二樹脂8藉由傳遞模塑法對第二半導體元件7及內配線4進行樹脂密封,使第 一樹脂6與第二樹脂8一體密接成型而形成樹脂密封體。第二樹脂8亦和第一樹脂6同樣使用含一般遮光成分的熱硬化型之環氧樹脂。又,利用第二樹脂8進行一體成型前,藉由電漿處理等針對蝕刻開口的內配線4與第一樹脂6之表面進行洗淨,則可以提高界面之樹脂密接性,可以獲得高可靠性的樹脂密封體。第二樹脂8之形成可以取代傳遞模塑法改用澆注法或擠壓法。 Next, as shown in FIG. 12(4), the second semiconductor element 7 and the inner wiring 4 are resin-sealed by the transfer molding method using the second resin 8, so that the first The first resin 6 and the second resin 8 are integrally and closely molded to form a resin sealing body. Like the first resin 6, the second resin 8 uses a thermosetting epoxy resin containing a general shading component. In addition, before the integral molding with the second resin 8, the surfaces of the inner wiring 4 and the first resin 6 that are etched by plasma treatment or the like are washed, the resin adhesion of the interface can be improved, and high reliability can be obtained Resin seal. The formation of the second resin 8 can replace the transfer molding method with a casting method or an extrusion method.

最後,如圖12(5)所示,藉由切刃對樹脂密封體進行切片,完成各個樹脂密封型半導體裝置。亦可以取代切刃改用劈裂法或雷射切割法。 Finally, as shown in FIG. 12(5), the resin sealing body is sliced by a cutting blade to complete each resin-sealed semiconductor device. It can also replace the cutting edge and use splitting method or laser cutting method.

2‧‧‧第一半導體元件 2‧‧‧The first semiconductor element

3A、3B‧‧‧突起電極 3A, 3B‧‧‧protruding electrodes

4‧‧‧內配線 4‧‧‧ Internal wiring

5‧‧‧外部端子 5‧‧‧External terminal

6‧‧‧第一樹脂 6‧‧‧ First resin

7‧‧‧第二半導體元件 7‧‧‧Second semiconductor element

8‧‧‧第二樹脂 8‧‧‧Second resin

25‧‧‧第一樹脂密封體 25‧‧‧The first resin sealing body

26‧‧‧第二樹脂密封體 26‧‧‧Second resin sealing body

Claims (32)

一種樹脂密封型半導體裝置,由第一樹脂密封體與第二樹脂密封體構成;其特徵在於:上述第一樹脂密封體由以下構成:第一半導體元件;外部端子,在上述第一半導體元件之周圍呈分離設置;內配線,將上述第一半導體元件與上述外部端子之表面予以連接;及第一樹脂,覆蓋上述第一半導體元件與上述外部端子與上述內配線;上述外部端子之背面與上述第一半導體元件之背面與上述內配線之表面係由上述第一樹脂露出,上述第二樹脂密封體由以下構成:第二半導體元件;第二樹脂,覆蓋上述第二半導體元件;及金屬體,連接於上述第二半導體元件,而且一部分由上述第二樹脂露出;上述內配線露出上述第一樹脂密封體的面與上述金屬體露出上述第二樹脂密封體的面係被密接成型,上述內配線與上述金屬體係電性連接。 A resin-sealed semiconductor device is composed of a first resin-sealed body and a second resin-sealed body; characterized in that the first resin-sealed body is composed of the following: a first semiconductor element; and an external terminal on the first semiconductor element Separated around; internal wiring connecting the first semiconductor element and the surface of the external terminal; and a first resin covering the first semiconductor element and the external terminal and the internal wiring; the back surface of the external terminal and the above The back surface of the first semiconductor element and the surface of the inner wiring are exposed by the first resin, and the second resin sealing body is composed of: a second semiconductor element; a second resin covering the second semiconductor element; and a metal body, It is connected to the second semiconductor element, and a part of it is exposed by the second resin; the surface of the inner wiring exposed to the first resin sealing body and the surface of the metal body exposed to the second resin sealing body are closely molded, and the inner wiring It is electrically connected to the above metal system. 如請求項1之樹脂密封型半導體裝置,其中上述金屬體係突起電極,上述第二半導體元件被覆晶連接於上述內配線。 The resin-sealed semiconductor device according to claim 1, wherein the metal-based bump electrode and the second semiconductor element are flip-chip connected to the inner wiring. 如請求項1之樹脂密封型半導體裝置,其中上述金屬體係金屬線,上述第二半導體元件藉由導線接合連接於上述內配線。 The resin-sealed semiconductor device according to claim 1, wherein the metal-based metal wire and the second semiconductor element are connected to the inner wiring by wire bonding. 如請求項1至3之中任一項之樹脂密封型半導體裝置,其中上述第一樹脂與上述第二樹脂係不同的組成。 The resin-sealed semiconductor device according to any one of claims 1 to 3, wherein the first resin and the second resin have different compositions. 如請求項1至3之中任一項之樹脂密封型半導體裝置,其中形成上述第一樹脂密封體的上述第一半導體元件有複數個。 The resin-sealed semiconductor device according to any one of claims 1 to 3, wherein there are a plurality of the first semiconductor elements forming the first resin-sealed body. 如請求項1至3之中任一項之樹脂密封型半導體裝置,其中形成上述第二樹脂密封體的上述第二半導體元件有複數個。 The resin-sealed semiconductor device according to any one of claims 1 to 3, wherein there are a plurality of the second semiconductor elements forming the second resin-sealed body. 一種樹脂密封型半導體裝置,由第一樹脂密封體與第二樹脂密封體構成;其特徵在於:上述第一樹脂密封體由以下構成:第一半導體元件;外部端子,在上述第一半導體元件之周圍呈分離設置;內配線,將上述第一半導體元件與上述外部端子之表面予以連接;及第一樹脂,覆蓋上述第一半導體元件與上述外部端子與上述內配線; 上述外部端子之背面、及設於上述第一半導體元件之背面的被覆層及上述內配線之表面係由上述第一樹脂露出,上述第二樹脂密封體由以下構成:第二半導體元件;第二樹脂,覆蓋上述第二半導體元件;及金屬體,連接於上述第二半導體元件,而且一部分由上述第二樹脂露出;上述內配線露出上述第一樹脂密封體的面與上述金屬體露出上述第二樹脂密封體的面係被密接成型,上述內配線與上述金屬體係電性連接。 A resin-sealed semiconductor device is composed of a first resin-sealed body and a second resin-sealed body; characterized in that the first resin-sealed body is composed of the following: a first semiconductor element; and an external terminal on the first semiconductor element Separately arranged around; internal wiring connecting the surface of the first semiconductor element and the external terminal; and a first resin covering the first semiconductor element and the external terminal and the internal wiring; The back surface of the external terminal, the coating layer provided on the back surface of the first semiconductor element, and the surface of the inner wiring are exposed by the first resin, and the second resin encapsulant is composed of: second semiconductor element; second A resin covering the second semiconductor element; and a metal body connected to the second semiconductor element and partially exposed by the second resin; a surface of the inner wiring exposing the first resin sealing body and the metal body exposing the second The surface of the resin sealing body is closely molded, and the inner wiring is electrically connected to the metal system. 如請求項7之樹脂密封型半導體裝置,其中上述金屬體係突起電極,上述第二半導體元件被覆晶連接於上述內配線。 The resin-sealed semiconductor device according to claim 7, wherein the metal-based bump electrode and the second semiconductor element are flip-chip connected to the inner wiring. 如請求項7之樹脂密封型半導體裝置,其中上述金屬體係金屬線,上述第二半導體元件藉由導線接合連接於上述內配線。 The resin-sealed semiconductor device according to claim 7, wherein the metal-based metal wire and the second semiconductor element are connected to the inner wiring by wire bonding. 如請求項7至9之中任一項之樹脂密封型半導體裝置,其中上述第一樹脂與上述第二樹脂係不同的組成。 The resin-sealed semiconductor device according to any one of claims 7 to 9, wherein the first resin and the second resin have different compositions. 如請求項7至9之中任一項之樹脂密封型半導體裝置,其中形成上述第一樹脂密封體的上述第一半導體元件有複數個。 The resin-sealed semiconductor device according to any one of claims 7 to 9, wherein there are a plurality of the first semiconductor elements forming the first resin-sealed body. 如請求項7至9之中任一項之樹脂密封型半導體裝置,其中形成上述第二樹脂密封體的上述第二半導體元件有複數個。 The resin-sealed semiconductor device according to any one of claims 7 to 9, wherein there are a plurality of the second semiconductor elements forming the second resin-sealed body. 如請求項7至9之中任一項之樹脂密封型半導體裝置,其中設於上述第一半導體元件背面的被覆層之材質係由以下構成:由合金材亦即焊錫、金、銀、銅、鋁、鈀、鎳或有機材亦即環氧樹脂之其中之一構成之單層材料,或積層其中複數材料的多層材料。 The resin-sealed semiconductor device according to any one of claims 7 to 9, wherein the material of the coating layer provided on the back surface of the first semiconductor element is composed of the following: an alloy material, that is, solder, gold, silver, copper, Aluminum, palladium, nickel, or organic materials, that is, single-layer materials composed of one of epoxy resins, or multilayer materials in which plural materials are laminated. 一種樹脂密封型半導體裝置的製造方法,該樹脂密封型半導體裝置由第一樹脂密封體與第二樹脂密封體構成;其特徵在於由以下工程構成:在基板之一方主面形成複數條內配線的工程;在上述複數條內配線之至少一條以上內配線的表面之一部分形成外部端子之工程,該表面係成為該內配線之與上述基板相反側之面者;對第一半導體元件與複數條內配線進行電性連接的工程;藉由第一樹脂對配置有上述複數條內配線、上述外部端子及上述第一半導體元件的上述基板之一方主面側進行樹脂密封的工程;對上述第一樹脂之與上述基板相接之面的相反側之面進行研磨,使上述外部端子之背面及上述第一半導體元件 之與元件側相反側之面露出的工程;對上述基板之另一方主面之外周部分以外進行開口,以使上述複數條內配線與上述第一樹脂露出的工程;藉由金屬體對第二半導體元件與上述複數條內配線進行電性連接的工程;藉由第二樹脂對上述第二半導體元件、上述金屬體及複數條內配線進行樹脂密封,使上述第一樹脂與上述第二樹脂一體密接成型而形成樹脂密封體之工程;及對上述樹脂密封體進行切片使成為各個樹脂密封型半導體裝置的切片工程。 A method of manufacturing a resin-sealed semiconductor device, the resin-sealed semiconductor device is composed of a first resin sealing body and a second resin sealing body; characterized in that it is composed of the following steps: a plurality of internal wiring is formed on one main surface of the substrate Engineering; the process of forming external terminals on a part of the surface of at least one or more internal wirings of the plurality of internal wirings, the surface being the surface of the internal wiring opposite to the substrate; for the first semiconductor element and the plurality of internal wirings The process of electrically connecting the wiring; the process of resin sealing the main surface side of one side of the substrate on which the plurality of internal wirings, the external terminals, and the first semiconductor element are arranged with the first resin; the first resin The surface on the opposite side of the surface in contact with the substrate is polished so that the back surface of the external terminal and the first semiconductor element The process of exposing the surface on the side opposite to the component side; the process of opening the other main surface of the substrate beyond the outer peripheral portion to expose the plurality of internal wires and the first resin; The process of electrically connecting the semiconductor element with the plurality of internal wirings; resin-sealing the second semiconductor element, the metal body, and the plurality of internal wirings with a second resin to integrate the first resin with the second resin The process of forming a resin sealing body by close molding; and slicing the above resin sealing body into a slicing process of each resin-sealed semiconductor device. 如請求項14之樹脂密封型半導體裝置的製造方法,其中上述基板係以鐵為基材的合金素材、以銅為基材的合金素材、以鎳為基材的合金素材、或有機素材之其中之一。 The method for manufacturing a resin-sealed semiconductor device according to claim 14, wherein the substrate is an alloy material based on iron, an alloy material based on copper, an alloy material based on nickel, or an organic material one. 如請求項14之樹脂密封型半導體裝置的製造方法,其中形成於上述基板上的上述複數條內配線或外部端子,係藉由電解鍍敷法、無電解鍍敷法或印刷法之其中之一形成。 The method for manufacturing a resin-sealed semiconductor device according to claim 14, wherein the plurality of internal wirings or external terminals formed on the substrate is one of electrolytic plating, electroless plating, or printing form. 如請求項14至16之中任一項之樹脂密封型半導體裝置的製造方法,其中上述外部端子之材質係由以下構成:由焊錫、金、銀、銅、鋁、鈀或鎳之其中之一構成之單層材料,或積層 其中複數金屬的多層金屬材料。 The method for manufacturing a resin-sealed semiconductor device according to any one of claims 14 to 16, wherein the material of the external terminal is composed of one of solder, gold, silver, copper, aluminum, palladium, or nickel Consist of a single layer of material, or laminate Multi-layer metal materials of plural metals. 如請求項14至16之中任一項之樹脂密封型半導體裝置的製造方法,其中對上述基板之另一方主面之外周部分以外進行開口,以使上述複數條內配線及上述第一樹脂露出的工程,係藉由濕蝕刻或乾蝕刻法進行。 The method for manufacturing a resin-sealed semiconductor device according to any one of claims 14 to 16, wherein the other main surface of the substrate is opened beyond the outer peripheral portion to expose the plurality of inner wires and the first resin The engineering is carried out by wet etching or dry etching. 如請求項14至16之中任一項之樹脂密封型半導體裝置的製造方法,其中上述第一半導體元件及上述第二半導體元件,係透過分別設於上述第一半導體元件及上述第二半導體元件上的突起電極,藉由覆晶法電性連接於上述內配線。 The method for manufacturing a resin-sealed semiconductor device according to any one of claims 14 to 16, wherein the first semiconductor element and the second semiconductor element are provided through the first semiconductor element and the second semiconductor element, respectively The bump electrode on the top is electrically connected to the inner wiring by flip chip method. 如請求項14至16之中任一項之樹脂密封型半導體裝置的製造方法,其中上述第一半導體元件或上述第二半導體元件,係透過設於對應的上述第一半導體元件或上述第二半導體元件上的電極焊墊,藉由導線接合法電性連接於上述內配線。 The method for manufacturing a resin-sealed semiconductor device according to any one of claims 14 to 16, wherein the first semiconductor element or the second semiconductor element is provided through the corresponding first semiconductor element or the second semiconductor The electrode pads on the device are electrically connected to the inner wiring by wire bonding. 如請求項14至16之中任一項之樹脂密封型半導體裝置的製造方法,其中藉由上述第一及第二樹脂進行樹脂密封的工程,係藉由傳遞模塑法、澆注法或擠壓法進行。 The method for manufacturing a resin-sealed semiconductor device according to any one of claims 14 to 16, wherein the process of resin sealing by the above-mentioned first and second resins is by transfer molding, casting, or extrusion Act. 如請求項14至16之中任一項之樹脂密封型半導體裝置的製造方法,其中對上述樹脂密封體進行切片的工程係切割法或劈裂法。 The method for manufacturing a resin-sealed semiconductor device according to any one of claims 14 to 16, wherein the process of slicing the above-mentioned resin sealed body is a dicing method or a cleaving method. 一種樹脂密封型半導體裝置的製造方法,該樹脂密封型半導體裝置由第一樹脂密封體與第二樹脂密封體構成;其特徵在於由以下工程構成:在基板之一方主面形成複數條內配線的工程;在上述複數條內配線之至少一條以上內配線的表面之一部分形成外部端子之工程,該表面係成為該內配線之與上述基板相反側之面者;針對在元件側之相反側之面設有被覆層的第一半導體元件與複數條內配線進行電性連接的工程;藉由第一樹脂對配置有上述複數條內配線、上述外部端子及在上述元件側之相反側之面設有被覆層的第一半導體元件的上述基板之一方主面側進行樹脂密封的工程;對上述第一樹脂之與上述基板相接之面的相反側之面進行研磨,使上述外部端子之背面及上述第一半導體元件之與元件側相反側之面上所設置的被覆層露出的工程;對上述基板之另一方主面之外周部分以外進行開口,以使上述複數條內配線與上述第一樹脂露出的工程;藉由金屬體對第二半導體元件與上述複數條內配線進行電性連接的工程;藉由第二樹脂對上述第二半導體元件、上述金屬體及複數條內配線進行樹脂密封,使上述第一樹脂與上述第二樹脂一體密接成型而形成樹脂密封體之工程;及對上述樹脂密封體進行切片使成為各個樹脂密封型半導體裝置的切片工程。 A method of manufacturing a resin-sealed semiconductor device, the resin-sealed semiconductor device is composed of a first resin sealing body and a second resin sealing body; characterized in that it is composed of the following steps: a plurality of internal wiring is formed on one main surface of the substrate Engineering; the process of forming external terminals on a part of the surface of at least one or more of the internal wiring of the plurality of internal wirings, the surface becomes the surface of the internal wiring opposite to the substrate; the surface on the opposite side of the component side The project of electrically connecting the first semiconductor element provided with the coating layer and the plurality of internal wirings; the surface on which the plurality of internal wirings, the external terminals, and the opposite side of the element side are arranged by the first resin The process of performing resin sealing on one of the main surfaces of the substrate of the first semiconductor element of the coating layer; grinding the surface of the first resin opposite to the surface contacting the substrate to make the back surface of the external terminal and the above The process of exposing the coating layer provided on the surface of the first semiconductor element opposite to the element side; opening the other main surface of the substrate other than the outer peripheral portion to expose the plurality of inner wirings and the first resin The process of electrically connecting the second semiconductor element and the plurality of internal wirings with a metal body; resin-sealing the second semiconductor element, the metal body and the plurality of internal wirings with a second resin, so that The process of forming the resin sealing body by integrally molding the first resin and the second resin in close contact; and slicing the resin sealing body into individual resin-sealed semiconductor devices. 如請求項23之樹脂密封型半導體裝置的製造方法,其中上述基板係以鐵為基材的合金素材、以銅為基材的合金素材、以鎳為基材的合金素材、或有機素材之其中之一。 The method for manufacturing a resin-sealed semiconductor device according to claim 23, wherein the substrate is an alloy material using iron as a base material, an alloy material using copper as a base material, an alloy material using nickel as a base material, or an organic material one. 如請求項23之樹脂密封型半導體裝置的製造方法,其中形成於上述基板上的上述複數條內配線或外部端子,係藉由電解鍍敷法、無電解鍍敷法或印刷法之其中之一形成。 The method for manufacturing a resin-sealed semiconductor device according to claim 23, wherein the plurality of internal wirings or external terminals formed on the substrate is one of electrolytic plating, electroless plating, or printing form. 如請求項23至25之中任一項之樹脂密封型半導體裝置的製造方法,其中上述外部端子之材質係由以下構成:由焊錫、金、銀、銅、鋁、鈀或鎳之其中之一構成之單層材料,或積層其中複數金屬的多層金屬材料。 The method for manufacturing a resin-sealed semiconductor device according to any one of claims 23 to 25, wherein the material of the external terminal is composed of one of solder, gold, silver, copper, aluminum, palladium, or nickel A single layer of material, or a multilayer metal material in which multiple metals are laminated. 如請求項23至25之中任一項之樹脂密封型半導體裝置的製造方法,其中對上述基板之另一方主面之外周部分以外進行開口,以使上述複數條內配線及上述第一樹脂露出的工程,係藉由濕蝕刻或乾蝕刻法進行。 The method for manufacturing a resin-sealed semiconductor device according to any one of claims 23 to 25, wherein the other main surface of the substrate is opened beyond the outer peripheral portion to expose the plurality of inner wires and the first resin The engineering is carried out by wet etching or dry etching. 如請求項23至25之中任一項之樹脂密封型半導體裝置的製造方法,其中上述第一半導體元件之與元件側相反側之面上所設置的被覆層之材質係由以下構成:由合金材亦即焊錫、金、 銀、銅、鋁、鈀、鎳或有機材亦即環氧樹脂之其中之一構成之單層材料,或積層其中複數材料的多層材料。 The method for manufacturing a resin-sealed semiconductor device according to any one of claims 23 to 25, wherein the material of the coating layer provided on the surface of the first semiconductor element opposite to the element side is composed of the following: Materials are solder, gold, Silver, copper, aluminum, palladium, nickel or organic materials, that is, single-layer materials composed of one of epoxy resins, or multilayer materials in which plural materials are laminated. 如請求項23至25之中任一項之樹脂密封型半導體裝置的製造方法,其中上述第一半導體元件及上述第二半導體元件,係透過分別設於上述第一半導體元件及上述第二半導體元件上的突起電極,藉由覆晶法電性連接於上述內配線。 The method for manufacturing a resin-sealed semiconductor device according to any one of claims 23 to 25, wherein the first semiconductor element and the second semiconductor element are provided through the first semiconductor element and the second semiconductor element, respectively The bump electrode on the top is electrically connected to the inner wiring by flip chip method. 如請求項23至25之中任一項之樹脂密封型半導體裝置的製造方法,其中上述第一半導體元件或上述第二半導體元件,係透過設於對應的上述第一半導體元件或上述第二半導體元件上的突起電極,藉由導線接合法電性連接於上述內配線。 The method for manufacturing a resin-sealed semiconductor device according to any one of claims 23 to 25, wherein the first semiconductor element or the second semiconductor element is provided through the corresponding first semiconductor element or the second semiconductor The protruding electrodes on the device are electrically connected to the inner wiring by wire bonding. 如請求項23至25之中任一項之樹脂密封型半導體裝置的製造方法,其中藉由上述第一及第二樹脂進行樹脂密封的工程,係藉由傳遞模塑法、澆注法或擠壓法進行。 The method for manufacturing a resin-sealed semiconductor device according to any one of claims 23 to 25, wherein the process of resin sealing by the above-mentioned first and second resins is by transfer molding, casting, or extrusion Act. 如請求項23至25之中任一項之樹脂密封型半導體裝置的製造方法,其中對上述樹脂密封體進行切片的工程係切割法或劈裂法。 The method for manufacturing a resin-sealed semiconductor device according to any one of claims 23 to 25, wherein the process of slicing the above-mentioned resin sealed body is a dicing method or a cleaving method.
TW105105474A 2015-03-05 2016-02-24 Resin-encapsulated semiconductor device and method of manufacturing the same TWI681529B (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2015-043911 2015-03-05
JP2015043911 2015-03-05
JP2016007339A JP6637769B2 (en) 2015-03-05 2016-01-18 Resin-sealed semiconductor device and method of manufacturing the same
JP2016-007339 2016-01-18

Publications (2)

Publication Number Publication Date
TW201705426A TW201705426A (en) 2017-02-01
TWI681529B true TWI681529B (en) 2020-01-01

Family

ID=56897767

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105105474A TWI681529B (en) 2015-03-05 2016-02-24 Resin-encapsulated semiconductor device and method of manufacturing the same

Country Status (4)

Country Link
JP (1) JP6637769B2 (en)
KR (1) KR20160108200A (en)
CN (1) CN105938802B (en)
TW (1) TWI681529B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10727197B2 (en) * 2017-03-21 2020-07-28 Intel IP Corporation Embedded-bridge substrate connectors and methods of assembling same
US10535812B2 (en) * 2017-09-04 2020-01-14 Rohm Co., Ltd. Semiconductor device
WO2021002296A1 (en) * 2019-07-03 2021-01-07 株式会社村田製作所 High frequency module and communication device
CN114698235A (en) * 2020-12-31 2022-07-01 广州金升阳科技有限公司 Double-sided plastic package power supply product and connection method thereof

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201336040A (en) * 2011-12-29 2013-09-01 Nepes Corp Semiconductor package and method of manufacturing the same
TW201417221A (en) * 2012-09-13 2014-05-01 Invensas Corp Tunable composite interposer
TW201445698A (en) * 2013-03-21 2014-12-01 Nepes Co Ltd Semiconductor package, semiconductor package unit and method of manufacturing semiconductor package

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3632930B2 (en) 1993-12-27 2005-03-30 株式会社ルネサステクノロジ Ball grid array semiconductor device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201336040A (en) * 2011-12-29 2013-09-01 Nepes Corp Semiconductor package and method of manufacturing the same
TW201417221A (en) * 2012-09-13 2014-05-01 Invensas Corp Tunable composite interposer
TW201445698A (en) * 2013-03-21 2014-12-01 Nepes Co Ltd Semiconductor package, semiconductor package unit and method of manufacturing semiconductor package

Also Published As

Publication number Publication date
JP2016167577A (en) 2016-09-15
CN105938802A (en) 2016-09-14
JP6637769B2 (en) 2020-01-29
TW201705426A (en) 2017-02-01
KR20160108200A (en) 2016-09-19
CN105938802B (en) 2020-09-25

Similar Documents

Publication Publication Date Title
TWI527175B (en) Etch-back type semiconductor package, substrate and manufacturing method thereof
KR101706470B1 (en) Semiconductor device with surface finish layer and manufacturing method thereof
US8030783B2 (en) Integrated circuit package with open substrate
CN110112108A (en) Semiconductor devices and the method that insulating layer is formed around semiconductor element
KR20020012901A (en) New molded package having a implantable circuits and manufacturing method thereof
JPWO2014083750A1 (en) Optical device and manufacturing method thereof
TWI689017B (en) Semiconductor device and method of controlling warpage in reconstituted wafer
US10424542B2 (en) Semiconductor device
TWI681529B (en) Resin-encapsulated semiconductor device and method of manufacturing the same
KR101690051B1 (en) Exposed, solderable heat spreader for integrated circuit packages
US10943857B2 (en) Substrate with multi-layer resin structure and semiconductor device including the substrate
US8810047B2 (en) Semiconductor device and method of manufacturing the same
JP2005142466A (en) Semiconductor device, and manufacturing method thereof
US9935030B2 (en) Resin-encapsulated semiconductor device
JP2018170377A (en) Resin-sealed semiconductor device and manufacturing method thereof
KR101807457B1 (en) Semiconductor device with surface finish layer and manufacturing method thereof
US20170317031A1 (en) Fabrication Method OF A Package Substrate
TWI834888B (en) Package substrate
JP2004327652A (en) Semiconductor device and its manufacturing method
TWI596678B (en) Semiconductor package structure and manufacturing method thereof
US8802498B2 (en) Method of manufacturing semiconductor package having no chip pad
TW202345240A (en) Semiconductor device and method using tape attachment
KR20020082296A (en) Semiconductor package and its manufacturing method
JPH02192744A (en) Resin mold type semiconductor device