TWI665333B - Method of manufacturing substrate for epitaxy - Google Patents

Method of manufacturing substrate for epitaxy Download PDF

Info

Publication number
TWI665333B
TWI665333B TW105132969A TW105132969A TWI665333B TW I665333 B TWI665333 B TW I665333B TW 105132969 A TW105132969 A TW 105132969A TW 105132969 A TW105132969 A TW 105132969A TW I665333 B TWI665333 B TW I665333B
Authority
TW
Taiwan
Prior art keywords
substrate
layer
buffer layer
manufacturing
nitride
Prior art date
Application number
TW105132969A
Other languages
Chinese (zh)
Other versions
TW201720961A (en
Inventor
陳敏璋
莊詠荃
施奐宇
施英汝
徐文慶
Original Assignee
環球晶圓股份有限公司
陳敏璋
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 環球晶圓股份有限公司, 陳敏璋 filed Critical 環球晶圓股份有限公司
Priority to CN201610893221.5A priority Critical patent/CN107039237A/en
Priority to US15/365,621 priority patent/US20170162378A1/en
Publication of TW201720961A publication Critical patent/TW201720961A/en
Application granted granted Critical
Publication of TWI665333B publication Critical patent/TWI665333B/en

Links

Abstract

一種磊晶用之基材的製造方法,包括:於一基板上設置一緩衝層,該緩衝層係使用原子層沉積製程形成複數個層疊的氮化物層所構成。該緩衝層亦可由疊置的至少一第一次緩衝層與至少一第二次緩衝層所構成,其中,第一次緩衝層係使用原子層沉積製程形成複數個層疊的第一氮化物層所構成,第二次緩衝層係使用原子層沉積製程形成複數個層疊的第二氮化物層。在製作緩衝層的步驟中,於形成每一層氮化物層、第一氮化物層或第二氮化物層後,續進行離子轟擊。藉此,基板及緩衝層形成磊晶用之基材,且有效提升緩衝層的結晶程度。 A method for manufacturing a substrate for epitaxy includes: providing a buffer layer on a substrate. The buffer layer is formed by using an atomic layer deposition process to form a plurality of stacked nitride layers. The buffer layer may also be composed of at least one first buffer layer and at least one second buffer layer. The first buffer layer is formed by using an atomic layer deposition process to form a plurality of stacked first nitride layers. The second buffer layer is formed by using an atomic layer deposition process to form a plurality of stacked second nitride layers. In the step of fabricating the buffer layer, after forming each nitride layer, the first nitride layer, or the second nitride layer, ion bombardment is continued. Thereby, the substrate and the buffer layer form a substrate for epitaxy, and the degree of crystallization of the buffer layer is effectively improved.

Description

磊晶用之基材的製造方法 Manufacturing method of substrate for epitaxy

本發明係與磊晶用之基材有關;特別是指一種磊晶用之基材的製造方法。 The invention relates to a substrate for epitaxy; in particular, it relates to a method for manufacturing a substrate for epitaxy.

現有的半導體元件,例如,半導體發光元件、高速電子遷移率場效電晶體(High-electron-mobility transistor,HEMT)、雷射二極體等,大多是於一基板上成長一緩衝層,再於緩衝層上成長磊晶層,而後再於磊晶層上製作元件的結構。緩衝層之目的即是用以減少晶格不匹配的情形、降低缺陷密度或減少基板與磊晶層之間熱膨脹係數的差異,藉以提升磊晶層的品質,進而提升元件的效能。 Existing semiconductor devices, such as semiconductor light-emitting devices, high-electron-mobility transistor (HEMT), laser diodes, etc., mostly grow a buffer layer on a substrate, and then An epitaxial layer is grown on the buffer layer, and then a device structure is fabricated on the epitaxial layer. The purpose of the buffer layer is to reduce the lattice mismatch, reduce the defect density, or reduce the difference in thermal expansion coefficient between the substrate and the epitaxial layer, so as to improve the quality of the epitaxial layer and thus the efficiency of the device.

現有製作緩衝層之技術,大多是使用有機金屬化學氣相沉積(Metal-organic Chemical Vapor Deposition,MOCVD)製程在一基板上製作緩衝層(例如氮化鋁或氮化鎵緩衝層),通常有機金屬化學氣相沉積製程的製程溫度需要於高溫才能讓緩衝層產生結晶以提升緩衝層之品質。由於製程溫度高,因此,相對地製程機台所消耗的功率也高,對基板熱穩定度的要求也較高。 Existing technologies for making buffer layers mostly use a metal-organic chemical vapor deposition (MOCVD) process to make a buffer layer (such as an aluminum nitride or gallium nitride buffer layer) on a substrate, usually an organic metal The process temperature of the chemical vapor deposition process needs to be at a high temperature to allow the buffer layer to crystallize to improve the quality of the buffer layer. Because the process temperature is high, the power consumed by the process machine is relatively high, and the thermal stability of the substrate is also high.

有鑑於此,本發明之目的在於提供一種磊晶用之基材的製造方法,可於較低的製程溫度下製作具有良好結晶程度的緩衝層。 In view of this, an object of the present invention is to provide a method for manufacturing a substrate for epitaxy, which can produce a buffer layer having a good degree of crystallinity at a lower process temperature.

緣以達成上述目的,本發明提供的一種磊晶用之基材的製造方法,該基材包含一基板與一緩衝層;該製造方法包含下列步驟:A、提供該基板;B、於該基板的一表面設置該緩衝層,設置該緩衝層的步驟包括:B-1、使用原子層沉積製程形成一氮化物層;B-2、對該氮化物層進行離子轟擊;及B-3、重覆步驟B-1、B-2複數次,使層疊的複數個該氮化物層構成具有一預定厚度之該緩衝層。 In order to achieve the above object, the present invention provides a method for manufacturing a substrate for epitaxy, the substrate includes a substrate and a buffer layer; the manufacturing method includes the following steps: A, providing the substrate; B, on the substrate The buffer layer is disposed on one surface, and the steps of setting the buffer layer include: B-1, forming a nitride layer using an atomic layer deposition process; B-2, ion bombarding the nitride layer; and B-3, heavy Steps B-1 and B-2 are repeated several times, so that the plurality of stacked nitride layers constitute the buffer layer having a predetermined thickness.

本發明另提供一種磊晶用之基材的製造方法,該基材包含一基板與一緩衝層;該製造方法包含下列步驟:A、提供該基板;B、於該基板的一表面設置該緩衝層,該緩衝層包括疊置的至少一第一次緩衝層與至少一第二次緩衝層;其中,形成該第一次緩衝層的步驟包括:B-1、使用原子層沉積製程形成一第一氮化物層;B-2、對該第一氮化物層進行離子轟擊;及B-3、重覆步驟B-1、B-2複數次,使層疊的複數個該第一氮化物層構成具有一第一預定厚度之該第一次緩衝層;其中,形成該第二次緩衝層的步驟包括,使用原子層沉積製程形成層疊的複數個第二氮化物層,直到該些第二氮化物層的厚度達到一第二預定厚度,以構成該第二次緩衝層。 The invention further provides a method for manufacturing a substrate for epitaxy, the substrate comprising a substrate and a buffer layer; the manufacturing method includes the following steps: A. providing the substrate; B. setting the buffer on a surface of the substrate Layer, the buffer layer includes at least one first buffer layer and at least one second buffer layer that are stacked; wherein the step of forming the first buffer layer includes: B-1, forming a first buffer layer using an atomic layer deposition process; A nitride layer; B-2, performing ion bombardment on the first nitride layer; and B-3, repeating steps B-1 and B-2 a plurality of times so that a plurality of stacked first nitride layers are formed The first buffer layer having a first predetermined thickness; wherein the step of forming the second buffer layer includes forming a plurality of stacked second nitride layers using an atomic layer deposition process until the second nitrides The thickness of the layer reaches a second predetermined thickness to constitute the second buffer layer.

本發明之效果在於,利用製程溫度需求較低的原子層沉積製程製作緩衝層中的每一層氮化物層或第一氮化物層,且以電漿對每一層氮化物層或第一氮化物層進行離子轟擊,可有效地提升緩衝層結晶程度,有效增進後續生成於緩衝層上方的磊晶層之結晶品質,使磊晶層具有更佳的結晶程度。 The effect of the present invention is that each layer of the nitride layer or the first nitride layer in the buffer layer is produced by an atomic layer deposition process with a lower process temperature requirement, and each layer of the nitride layer or the first nitride layer is formed by a plasma. The ion bombardment can effectively improve the crystallization degree of the buffer layer, effectively improve the crystallization quality of the epitaxial layer formed above the buffer layer, and make the epitaxial layer have a better crystallization degree.

〔本發明〕 〔this invention〕

1、1’‧‧‧基材 1, 1’‧‧‧ substrate

10、10’‧‧‧基板 10, 10’‧‧‧ substrate

102‧‧‧表面 102‧‧‧ surface

12、12’‧‧‧緩衝層 12, 12’‧‧‧ buffer layer

2‧‧‧基材 2‧‧‧ substrate

20‧‧‧基板 20‧‧‧ substrate

202‧‧‧表面 202‧‧‧ surface

22‧‧‧緩衝層 22‧‧‧ buffer layer

222‧‧‧第一次緩衝層 222‧‧‧First buffer layer

224‧‧‧第二次緩衝層 224‧‧‧Second buffer layer

3‧‧‧基材 3‧‧‧ substrate

30‧‧‧基板 30‧‧‧ substrate

302‧‧‧表面 302‧‧‧ surface

32‧‧‧緩衝層 32‧‧‧ buffer layer

322‧‧‧第一次緩衝層 322‧‧‧First buffer layer

324‧‧‧第二次緩衝層 324‧‧‧Second buffer layer

圖1為本發明第一較佳實施例製造方法所製造之基材的示意圖。 FIG. 1 is a schematic diagram of a substrate manufactured by a manufacturing method according to a first preferred embodiment of the present invention.

圖2為本發明第一較佳實施例製造方法的流程圖。 FIG. 2 is a flowchart of a manufacturing method according to a first preferred embodiment of the present invention.

圖3為第一較佳實施之基材及其它對照組基材於X光繞射(θ-2θ模式)檢測之結果。 FIG. 3 shows the results of X-ray diffraction (θ-2θ mode) detection of the substrate of the first preferred implementation and other control substrates.

圖4為第一較佳實施不同離子轟擊時間之基材及對照組基材於X光繞射(θ-2θ模式)檢測之結果。 FIG. 4 shows the results of the first preferred substrates with different ion bombardment time and the control group substrates under X-ray diffraction (θ-2θ mode).

圖5為第一較佳實施之製造方法採用矽基板之基材及對照組基材於X光繞射(θ-2θ模式)檢測之結果。 FIG. 5 is a result of a first preferred implementation of a manufacturing method using a silicon substrate and a control substrate in X-ray diffraction (θ-2θ mode) detection.

圖6為本發明第二較佳實施例製造方法的流程圖。 FIG. 6 is a flowchart of a manufacturing method of a second preferred embodiment of the present invention.

圖7為本發明第二較佳實施例製造方法所製造之基材的示意圖。 FIG. 7 is a schematic diagram of a substrate manufactured by a manufacturing method of a second preferred embodiment of the present invention.

圖8為第二較佳實施之基材及對照組基材於X光繞射(θ-2θ模式)檢測之結果。 FIG. 8 shows the results of X-ray diffraction (θ-2θ mode) detection of the substrate and the control substrate of the second preferred embodiment.

圖9為圖8之樣品一的基材於X光繞射搖擺曲線(rocking curve)(omega模式)檢測之結果。 FIG. 9 is a result of detecting the X-ray diffraction rocking curve (omega mode) of the substrate of sample 1 in FIG. 8.

圖10為第二較佳實施之基材在不同離子轟擊時間及不同電漿功率時,於X光繞射(θ-2θ模式)檢測之結果。 FIG. 10 is a result of detecting the X-ray diffraction (θ-2θ mode) of the substrate in the second preferred embodiment under different ion bombardment time and different plasma power.

圖11為第二較佳實施之基材在不同延遲時間時,於X光繞射(θ-2θ模式)檢測之結果。 FIG. 11 is a result of detecting the X-ray diffraction (θ-2θ mode) of the substrate in the second preferred embodiment at different delay times.

圖12為圖11樣品一至樣品四的X光繞射強度與延遲時間的關係圖。 FIG. 12 is a graph showing the relationship between the X-ray diffraction intensity and the delay time of samples 1 to 4 in FIG. 11.

圖13為本實施例緩衝層12與基板之界面附近的截面以高解析度穿透式電子顯微鏡觀測的影像。 FIG. 13 is an image of a cross section near the interface between the buffer layer 12 and the substrate of the present embodiment observed with a high-resolution transmission electron microscope.

圖14為本發明第三較佳實施例製造方法所製造之基材的示意圖。 14 is a schematic diagram of a substrate manufactured by a manufacturing method according to a third preferred embodiment of the present invention.

圖15為本發明第三較佳實施例製造方法的流程圖。 15 is a flowchart of a manufacturing method according to a third preferred embodiment of the present invention.

圖16為於第一、三較佳實施例之基材上,分別成長氮化鎵磊晶層後,於X光繞射搖擺曲線(omega模式)檢測之結果。 FIG. 16 shows the results of detection on the X-ray diffraction rocking curve (omega mode) after growing GaN epitaxial layers on the substrates of the first and third preferred embodiments, respectively.

圖17為本發明第四較佳實施例之基材的示意圖。 FIG. 17 is a schematic diagram of a substrate according to a fourth preferred embodiment of the present invention.

圖18為於第四較佳實施例之基材及其半成品,於X光繞射搖擺曲線(omega模式)檢測之結果。 FIG. 18 is a result of detecting the X-ray diffraction rocking curve (omega mode) of the substrate and its semi-finished product in the fourth preferred embodiment.

為能更清楚地說明本發明,茲舉較佳實施例並配合圖式詳細說明如後。請參圖1所示,為使用本發明第一較佳實施例磊晶用之基材的製造方法所製造之基材1,該基材1包含有一基板10與一緩衝層12,該基板10為藍寶石基板,但不以此為限,亦可是矽、氮化鎵、碳化矽、砷化鎵基板,該緩衝層12設置於該基板10之一表面102。該緩衝層12的表面102係供設置一磊晶層(圖未示)例如氮化鎵磊晶層。 In order to explain the present invention more clearly, preferred embodiments are described in detail below with reference to the drawings. Please refer to FIG. 1, a substrate 1 manufactured by using a method for manufacturing a substrate for epitaxy according to a first preferred embodiment of the present invention. The substrate 1 includes a substrate 10 and a buffer layer 12. The substrate 10 It is a sapphire substrate, but it is not limited to this. It can also be a silicon, gallium nitride, silicon carbide, or gallium arsenide substrate. The buffer layer 12 is disposed on a surface 102 of the substrate 10. The surface 102 of the buffer layer 12 is provided with an epitaxial layer (not shown) such as a gallium nitride epitaxial layer.

本實施例之製造方法包含有圖2所示之下列步驟:提供該基板10,並於該基板10之表面102設置具有一預定厚度之該緩衝層12,設置該緩衝層12的步驟包括: 使用原子層沉積製程(Atomic Layer Deposition,ALD)於該基板10的該表面102上成長一以氮化鋁(AlN)層(即氮化鋁原子層)為例的氮化物層。原子層沉積製程的製程參數為製程溫度500℃;三甲基鋁(Trimethylaluminum,TMA):0.06秒;NH3電漿:40秒;該氮化鋁層的厚度介於0.1~3Å之間。 The manufacturing method of this embodiment includes the following steps shown in FIG. 2: providing the substrate 10, and disposing the buffer layer 12 having a predetermined thickness on the surface 102 of the substrate 10. The steps of disposing the buffer layer 12 include: using An atomic layer deposition (ALD) process (Atomic Layer Deposition, ALD) grows a nitride layer on the surface 102 of the substrate 10 with an aluminum nitride (AlN) layer (ie, an aluminum nitride atomic layer) as an example. The process parameters of the atomic layer deposition process are a process temperature of 500 ° C; trimethylaluminum (TMA): 0.06 seconds; NH 3 plasma: 40 seconds; the thickness of the aluminum nitride layer is between 0.1 and 3 Å.

而後,以電漿對該氮化鋁層進行離子轟擊,本實施例中,製程溫度為500℃時,以氬氣(Ar)電漿對該氮化鋁層進行離子轟擊,電漿功率為300W,以使該氮化鋁層產生結晶,且離子轟擊時間為10秒以上。在考量整體製程的時間與氮化鋁層的結晶程度之取捨之下,較佳者離子轟擊時間為20秒至40秒之間。不同離子轟擊時間對於結晶程度之影響容後再述。實務上,亦可採用其它的氣體來產生電漿,例如,N2、H2、He、Ne、NH3、N2/H2、N2O、CF4等氣體。 Then, the aluminum nitride layer is ion bombarded with a plasma. In this embodiment, when the process temperature is 500 ° C., the aluminum nitride layer is ion bombarded with an argon (Ar) plasma, and the plasma power is 300W. So that the aluminum nitride layer is crystallized, and the ion bombardment time is more than 10 seconds. Considering the trade-off between the overall process time and the crystallinity of the aluminum nitride layer, the preferred ion bombardment time is between 20 seconds and 40 seconds. The effect of different ion bombardment time on the degree of crystallization will be described later. In practice, other gases can also be used to generate plasma, for example, N 2 , H 2 , He, Ne, NH 3 , N 2 / H 2 , N 2 O, CF 4 and other gases.

之後於離子轟擊後的氮化鋁層上,再使用原子層沉積製程成長新的氮化鋁層,並以相同於前述之方式以氬氣電漿對新形成的氮化鋁層進行離子轟擊;重覆本步驟複數次以於該基板10上形成層疊的氮化鋁層,直到該基板10上的該些氮化鋁層的總厚度達到該預定厚度之後停止。該預定厚度範圍為5nm~200nm,本實施例中,該預定厚度為20nm~50nm。 Then, on the aluminum nitride layer after ion bombardment, a new aluminum nitride layer is grown by using the atomic layer deposition process, and the newly formed aluminum nitride layer is subjected to ion bombardment with argon plasma in the same manner as above; This step is repeated several times to form a laminated aluminum nitride layer on the substrate 10 until the total thickness of the aluminum nitride layers on the substrate 10 reaches the predetermined thickness and then stops. The predetermined thickness ranges from 5 nm to 200 nm. In this embodiment, the predetermined thickness ranges from 20 nm to 50 nm.

請參圖3,為不同基材於X光繞射(θ-2θ模式)檢測之結果,其中,樣品一之曲線為本實施例之基材1,其每次氬氣離子轟擊時間為10秒,電漿功率為300W;樣品二之曲線為對照組,同樣是以原子層沉積製程製作緩衝層,差別在於只通入氬氣10秒而未產生電漿。由圖3中可明顯得知,本實施例基材1的製造過程中,於每一次形成氮化鋁層時使用氬氣離子轟擊,具有明顯增加該緩衝層12的結晶程度之功效。 Please refer to FIG. 3, which shows the results of X-ray diffraction (θ-2θ mode) for different substrates. The curve of sample one is substrate 1 of this example, and the argon ion bombardment time is 10 seconds. The plasma power is 300W; the curve of sample two is the control group, and the buffer layer is also made by the atomic layer deposition process. The difference is that only argon is passed for 10 seconds without generating plasma. It is obvious from FIG. 3 that in the manufacturing process of the substrate 1 of this embodiment, the use of argon ion bombardment each time the aluminum nitride layer is formed has the effect of significantly increasing the crystallinity of the buffer layer 12.

請參圖4,為本實施例之製造方法所製作的基材1於X光繞射(θ-2θ模式)檢測之結果,其中,樣品一之曲線為每次氬氣離子轟擊時間40秒,電漿功率為300W;樣品二之曲線為每次氬氣離子轟擊時間20秒,電漿功率為300W;樣品三之曲線為每次氬氣離子轟擊時間10秒,電漿功率為300W;樣品四之曲線為對照組,同樣是以原子層沉積製程製作緩衝層,差別在於未進行氬氣離子轟擊之步驟。由圖4中可明顯得知,氬氣離子轟擊的時間愈長,則緩衝層12的結晶程度愈佳。由20秒至40秒之間的離子轟擊時間,可得知大於20秒之後結晶程度已相差不大,因此,考量整體製程的時間與緩衝層12的結晶程度之取捨之下,較佳離子轟擊時間可設定為20秒至40秒之間。 Please refer to FIG. 4, which is the result of X-ray diffraction (θ-2θ mode) detection of the substrate 1 produced by the manufacturing method of this embodiment. The curve of sample one is 40 seconds per argon ion bombardment time. The plasma power is 300W; the curve of sample two is 20 seconds for each argon ion bombardment time, and the plasma power is 300W; the curve of sample three is 10 seconds for each argon ion bombardment time, and the plasma power is 300W; sample four The curve is the control group, and the buffer layer is also made by the atomic layer deposition process, the difference is that no argon ion bombardment step is performed. It is apparent from FIG. 4 that the longer the argon ion bombardment time, the better the crystallinity of the buffer layer 12 is. From the ion bombardment time between 20 seconds and 40 seconds, it can be known that the degree of crystallization is not much different after more than 20 seconds. Therefore, considering the overall process time and the crystallinity of the buffer layer 12, the ion bombardment is preferred. The time can be set between 20 seconds and 40 seconds.

實務上,本實施例之製造方法中之基板亦可採用矽基板,其晶向為111,請參圖5,為採用矽基板之基材於X光繞射(θ-2θ模式)檢測之結果,其中,樣品一之曲線為每次氬氣離子轟擊時間40秒,電漿功率為300W;樣品二之曲線為每次氬氣離子轟擊時間20秒,電漿功率為300W;樣品三之曲線為每次氬氣離子轟擊時間10秒,電漿功率為300W;樣品四之曲線為對照組,同樣是以原子層沉積製程製作緩衝層,差別在於未進行氬氣離子轟擊之步驟。由圖5中可明顯得知,於矽基板上所製作的緩衝層,氬氣離子轟擊的時間愈長,則緩衝層的結晶程度愈佳。由20秒至40秒之間的離子轟擊時間,可得知大於20秒之後結晶程度已相差不大,因此,考量整體製程的時間與緩衝層的結晶程度之取捨之下,較佳離子轟擊時間可設定為20秒至40秒之間。 In practice, a silicon substrate can also be used as the substrate in the manufacturing method of this embodiment, and its crystal orientation is 111. Please refer to FIG. 5 for the results of X-ray diffraction (θ-2θ mode) detection of the substrate using the silicon substrate. Among them, the curve of sample one is 40 seconds for each argon ion bombardment time and the plasma power is 300W; the curve of sample two is 20 seconds for each argon ion bombardment time and the plasma power is 300W; the curve for sample three is Each argon ion bombardment time is 10 seconds, and the plasma power is 300W. The curve of sample four is the control group, and the buffer layer is also made by the atomic layer deposition process. The difference is that the argon ion bombardment step is not performed. It is obvious from FIG. 5 that the longer the argon ion bombardment time of the buffer layer fabricated on the silicon substrate, the better the crystallinity of the buffer layer is. From the ion bombardment time between 20 seconds and 40 seconds, it can be known that the degree of crystallization has not changed much after 20 seconds. Therefore, considering the trade-off between the overall process time and the crystallinity of the buffer layer, the preferred ion bombardment time is Can be set between 20 and 40 seconds.

前述第一實施例中,構成緩衝層12的氮化物層係以氮化鋁(AlN)層為例,實務上,亦可採用GaN,AlxGa1-xN,InxGa1-xN,InN,AlxInyGa1-x-yN等氮化物。 In the foregoing first embodiment, the nitride layer constituting the buffer layer 12 is based on an aluminum nitride (AlN) layer. In practice, GaN, Al x Ga 1-x N, and In x Ga 1-x N may also be used. , InN, Al x In y Ga 1-xy N and other nitrides.

圖6所示為本發明第二較佳實施例磊晶用之基材的製造方法流程圖,用以製造圖7所示之基材1’。該基板10為藍寶石基板,但不以此為限,亦可是矽、氮化鎵、碳化矽、砷化鎵基板。該方法具有大致相同於第一實施例之步驟,其中,原子層沉積製程的製程參數為製程溫度300℃;三甲基鋁:0.06秒;N2/H2電漿:40秒;該氮化鋁層的厚度介於0.1~3Å之間。與第一實施例不同的是,本實施例在每一次以氬氣電漿對氮化鋁層進行離子轟擊後,係先停止產生電漿,且於停止產生電漿後的一延遲時間以內,始以原子層沉積製程繼續成長新的氮化鋁層,亦即,於停止氬氣電漿後至再次注入三甲基鋁的時間差即為延遲時間。藉此,基板10’上層疊的氮化鋁層構成緩衝層12’。 FIG. 6 is a flowchart of a method for manufacturing a substrate for epitaxy according to a second preferred embodiment of the present invention, for manufacturing the substrate 1 ′ shown in FIG. 7. The substrate 10 is a sapphire substrate, but is not limited thereto, and may be a silicon, gallium nitride, silicon carbide, or gallium arsenide substrate. The method has substantially the same steps as the first embodiment, wherein the process parameters of the atomic layer deposition process are a process temperature of 300 ° C; trimethylaluminum: 0.06 seconds; N 2 / H 2 plasma: 40 seconds; the nitriding The thickness of the aluminum layer is between 0.1 and 3 Å. The difference from the first embodiment is that, in this embodiment, after each ion bombardment of the aluminum nitride layer with an argon plasma, the plasma generation is stopped first, and within a delay time after the plasma generation is stopped, The atomic layer deposition process continued to grow a new aluminum nitride layer, that is, the time difference between stopping the argon plasma and re-injecting trimethyl aluminum was the delay time. Thereby, the aluminum nitride layer laminated on the substrate 10 'constitutes the buffer layer 12'.

請參圖8,為不同基材於X光繞射(θ-2θ模式)檢測之結果,其中,樣品一之曲線為本實施例之基材1’,其每次氬氣離子轟擊時間為20秒,電漿功率為300W;樣品二之曲線為對照組,同樣是以原子層沉積製程製作緩衝層,差別在於未分別對每一層氮化鋁層進行氬氣離子轟擊,而是在形成緩衝層後,再對緩衝層進行氬氣離子轟擊,其中,電漿功率為300W,轟擊時間為4000秒;樣品三之曲線為另一對照組,差別在於未分別對每一層氮化鋁層進行氬氣離子轟擊,亦未在形成緩衝層後進行氬氣離子轟擊。由圖8中可明顯得知,本實施例基材1’的製造過程中,於每一次形成氮化鋁層時使用氬氣離子轟擊,具有明顯增加該緩衝層12’的結晶程度之功效。 Please refer to FIG. 8, which shows the results of X-ray diffraction (θ-2θ mode) of different substrates. The curve of sample 1 is the substrate 1 ′ of this embodiment, and the argon ion bombardment time is 20 Second, the plasma power is 300W; the curve of sample two is the control group, and the buffer layer is also made by the atomic layer deposition process. The difference is that each layer of aluminum nitride is not bombarded with argon ions, but the buffer layer is formed. Then, the buffer layer was subjected to argon ion bombardment. Among them, the plasma power was 300W and the bombardment time was 4000 seconds. The curve of sample three is another control group. The difference is that argon gas is not separately applied to each aluminum nitride layer. Ion bombardment was also performed without argon ion bombardment after the buffer layer was formed. It is obvious from FIG. 8 that in the manufacturing process of the substrate 1 'of this embodiment, the use of argon ion bombardment each time the aluminum nitride layer is formed has the effect of significantly increasing the crystallinity of the buffer layer 12'.

請參圖9,為圖8之樣品一的基材1’於X光繞射搖擺曲線(rocking curve)(omega模式)檢測之結果;由圖9可得知,樣品一於omega檢測模式有觀察到波峰,而圖8之樣品二及樣品三在於omega 檢測模式中並未觀察到波峰,因此未列於圖9中。由此可證明本實施例之製造方法中,經過氬氣離子轟擊可使緩衝層12’具有高的結晶程度。 Please refer to FIG. 9, which shows the results of the detection of the substrate 1 ′ of the sample 1 of FIG. 8 on the X-ray diffraction rocking curve (omega mode); it can be seen from FIG. 9 that the sample 1 is observed in the omega detection mode. To the peak, and sample two and sample three in Figure 8 are omega No peak was observed in the detection mode, so it is not listed in FIG. 9. From this, it can be proved that in the manufacturing method of this embodiment, the buffer layer 12 'can have a high degree of crystallinity by argon ion bombardment.

圖10為本實施例之基材1’在不同氬氣離子轟擊時間及不同電漿功率時,於X光繞射(θ-2θ模式)檢測之結果。其中,左側(a)圖之電將功率為100W,氬氣離子轟擊時間分別為10秒、20秒、40秒;右側(b)圖之電將功率為300W,氬氣離子轟擊時間分別為10秒、20秒、40秒。由圖10中可知,對每一層氮化鋁層進行氬氣離子轟擊時間愈長,緩衝層12’結晶程度愈高;以及氬氣離子轟擊的電漿功率愈高,緩衝層12’結晶程度愈高。在電漿功率為300W時,離子轟擊時間為20秒及40秒,緩衝層12’的結晶程度已相當接近,因此,可以得出較佳的電漿功率為300W,離子轟擊時間為20秒以上。圖8與圖10因量測機台不同,故X光繞射強度稍有差異。 FIG. 10 is a result of the X-ray diffraction (θ-2θ mode) detection of the substrate 1 'of this embodiment under different argon ion bombardment times and different plasma powers. Among them, the electricity on the left (a) will be 100W, and the argon ion bombardment time will be 10 seconds, 20 seconds, and 40 seconds; the electricity on the right (b) will be 300W and the argon ion bombardment time will be 10 respectively. Seconds, 20 seconds, 40 seconds. It can be seen from FIG. 10 that the longer the argon ion bombardment time for each aluminum nitride layer, the higher the crystallinity of the buffer layer 12 '; and the higher the plasma power of the argon ion bombardment, the more the crystallinity of the buffer layer 12' high. When the plasma power is 300W, the ion bombardment time is 20 seconds and 40 seconds, and the degree of crystallization of the buffer layer 12 'is quite close. Therefore, it can be concluded that the better plasma power is 300W and the ion bombardment time is more than 20 seconds. . Figure 8 and Figure 10 are different because of different measuring machines, so the X-ray diffraction intensity is slightly different.

圖11為本實施例在每一次以300W之電漿功率進行氬氣離子轟擊20秒後,至下一次以原子層沉積製程成長新的氮化鋁層之前,停止氬氣電漿後所持續的不同延遲時間之基材1’於X光繞射(θ-2θ模式)檢測之結果。其中,樣品一為延遲時間0秒,亦即,停止電漿後立即成長新的氮化鋁層;樣品二為延遲時間5秒,亦即,停止電漿後等待5秒再繼續成長新的氮化鋁層;樣品三為延遲時間10秒;樣品四為延遲時間20秒;樣品五為未分別對每一層氮化鋁層進行氬氣離子轟擊,亦未在形成緩衝層後對緩衝層進行氬氣離子轟擊。圖12為圖11樣品一至樣品四的X光繞射強度與延遲時間的關係圖。由圖11與圖12可明顯得知,停止電漿至下一次成長新的氮化鋁層之前的延遲時間愈短,緩衝層12’的結晶程度愈高。較佳者,延遲時間在5秒以內為佳。 FIG. 11 shows the continuity of the argon plasma after stopping the argon plasma after the argon ion bombardment at a plasma power of 300 W for 20 seconds each time, and before the next growth of a new aluminum nitride layer by the atomic layer deposition process. Results of detection of X-ray diffraction (θ-2θ mode) of substrate 1 'with different delay times. Among them, sample one has a delay time of 0 seconds, that is, a new aluminum nitride layer is grown immediately after stopping the plasma; sample two has a delay time of 5 seconds, that is, waits for 5 seconds after stopping the plasma to continue to grow new nitrogen. Aluminium layer; Sample 3 is a delay time of 10 seconds; Sample 4 is a delay time of 20 seconds; Sample 5 is not argon ion bombardment of each aluminum nitride layer separately, nor is argon applied to the buffer layer after forming the buffer layer Gas ion bombardment. FIG. 12 is a graph showing the relationship between the X-ray diffraction intensity and the delay time of samples 1 to 4 in FIG. 11. As can be clearly seen from Figs. 11 and 12, the shorter the delay time before stopping the plasma until the next growth of the new aluminum nitride layer, the higher the degree of crystallization of the buffer layer 12 '. Preferably, the delay time is within 5 seconds.

圖13為本實施例緩衝層12’與基板10’之界面附近的截面以高解析度穿透式電子顯微鏡觀測的影像。在圖13中,(b)、(c)分別為緩衝層12’及基板10’的快速傅利葉轉換(FFT)繞射圖。由圖13(a)可觀察到,緩衝層12’呈現有序的原子排列,由其快速傅利葉轉換繞射圖可得知緩衝層12’具有高品質的單晶結構,其晶向為[0001]。圖13中,(b)與(c)相比較後,可得到緩衝層12’相對於基板10’的磊晶關係為:[0001]緩衝層//[0001]基板,以及[1010]緩衝層//[1120]基板FIG. 13 is an image of a cross section near the interface between the buffer layer 12 ′ and the substrate 10 ′ according to the present embodiment observed with a high-resolution transmission electron microscope. In FIG. 13, (b) and (c) are fast Fourier transform (FFT) diffraction patterns of the buffer layer 12 ′ and the substrate 10 ′, respectively. It can be observed from FIG. 13 (a) that the buffer layer 12 'exhibits an ordered atomic arrangement. From its fast Fourier transform diffraction pattern, it can be seen that the buffer layer 12' has a high-quality single crystal structure, and its crystal orientation is [0001 ]. In Figure 13, after comparing (b) and (c), the epitaxial relationship of the buffer layer 12 'with respect to the substrate 10' can be obtained: [0001] buffer layer // [0001] substrate , and [1010] buffer layer // [1120] substrate .

請參圖14所示,為使用本發明第三較佳實施例磊晶用之基材的製造方法所製造之基材2,該基材2包含有一基板20與一緩衝層22,該基板20為藍寶石基板,但不以此為限,亦可是矽、氮化鎵、碳化矽、砷化鎵基板,該緩衝層22包括交錯疊置的複數個第一次緩衝層222與複數個第二次緩衝層224。本實施例中,該基板20的表面202上為一該第一次緩衝層222,位於最上方的第二次緩衝層224係供設置一磊晶層(圖未示)例如氮化鎵磊晶層。 Please refer to FIG. 14, a substrate 2 manufactured by using a method for manufacturing a substrate for epitaxy according to a third preferred embodiment of the present invention. The substrate 2 includes a substrate 20 and a buffer layer 22. The substrate 20 It is a sapphire substrate, but it is not limited to this. It can also be a silicon, gallium nitride, silicon carbide, or gallium arsenide substrate. The buffer layer 22 includes a plurality of first buffer layers 222 and a plurality of second buffer layers stacked alternately. Buffer layer 224. In this embodiment, the first buffer layer 222 is located on the surface 202 of the substrate 20, and the second buffer layer 224 located at the top is provided with an epitaxial layer (not shown) such as gallium nitride epitaxial. Floor.

本實施例之製造方法包含有圖15所示之下列步驟:提供該基板20,並於該基板20之表面202製作該緩衝層22,其中設置各該第一次緩衝層222的步驟包括:使用原子層沉積製程於該基板20的該表面202上成長一以氮化鋁層(即氮化鋁原子層)為例的第一氮化物層。原子層沉積製程的製程參數為製程溫度500℃,TMA,0.06秒;NH3,40秒。氮化鋁層的厚度介於0.1~3Å之間。 The manufacturing method of this embodiment includes the following steps shown in FIG. 15: providing the substrate 20 and fabricating the buffer layer 22 on the surface 202 of the substrate 20, wherein the steps of setting each of the first buffer layers 222 include: using An atomic layer deposition process grows a first nitride layer on the surface 202 of the substrate 20 with an aluminum nitride layer (ie, an aluminum nitride atomic layer) as an example. The process parameters of the atomic layer deposition process are: process temperature 500 ° C, TMA, 0.06 seconds; NH 3 , 40 seconds. The thickness of the aluminum nitride layer is between 0.1 and 3 Å.

而後,以電漿對該氮化鋁層進行離子轟擊,本實施例中,係於製程溫度500℃下以氬氣電漿對該氮化鋁層進行離子轟擊,電漿功率為300W,以使該氮化鋁層產生結晶,且離子轟擊時間為10秒以上。在 考量整體製程的時間與氮化鋁層的結晶程度之取捨之下,較佳者離子轟擊時間為20秒至40秒之間,最佳為40秒。所採用的電漿亦可為N2、H2、He、Ne、NH3、N2/H2、N2O、CF4之其中一者形成的電漿。 Then, the aluminum nitride layer is ion bombarded with a plasma. In this embodiment, the aluminum nitride layer is ion bombarded with an argon plasma at a process temperature of 500 ° C. The plasma power is 300 W so that The aluminum nitride layer is crystallized, and the ion bombardment time is 10 seconds or more. Considering the trade-off between the overall process time and the crystallinity of the aluminum nitride layer, the preferred ion bombardment time is between 20 seconds and 40 seconds, and the most preferred is 40 seconds. The plasma used may also be a plasma formed of one of N 2 , H 2 , He, Ne, NH 3 , N 2 / H 2 , N 2 O, and CF 4 .

之後於離子轟擊後的氮化鋁層上,再使用原子層沉積製程成長新的氮化鋁層,並以相同於前述之方式以氬氣電漿對新形成的氮化鋁層進行離子轟擊;重覆本步驟複數次以於該基板20上形成層疊的氮化鋁層,直到該基板20的該些氮化鋁層的總厚度達到一第一預定厚度之後停止。該第一預定厚度為1nm~50nm之間,本實施例中為3.9nm。藉此,該些氮化鋁層構成一該第一次緩衝層。 Then, on the aluminum nitride layer after ion bombardment, a new aluminum nitride layer is grown by using the atomic layer deposition process, and the newly formed aluminum nitride layer is subjected to ion bombardment with argon plasma in the same manner as above; This step is repeated several times to form a laminated aluminum nitride layer on the substrate 20 until the total thickness of the aluminum nitride layers of the substrate 20 reaches a first predetermined thickness and then stops. The first predetermined thickness is between 1 nm and 50 nm, and is 3.9 nm in this embodiment. Accordingly, the aluminum nitride layers constitute the first buffer layer.

接著,於第一次緩衝層222上繼續製作一該第二次緩衝層224,其步驟包括使用原子層沉積製程形成複數個堆疊的以氮化鎵(GaN)層(即氮化鎵原子層)為例的第二氮化物層,直到該些氮化鎵層的厚度達到一第二預定厚度,該第二預定厚度為1nm~50nm之間,以構成一該第二次緩衝層。每一層氮化鎵層的製程參數為製程溫度500℃;三乙基鎵(Triethylagallium,TEGa),0.1秒;NH3與氫氣之混合氣體電漿,20秒。每一氮化鎵層的厚度介於0.1~3Å之間。在本實施例中,並未施加以氬氣電漿對新形成的氮化鎵層進行離子轟擊之步驟。 Next, a second buffer layer 224 is fabricated on the first buffer layer 222. The steps include forming a plurality of stacked gallium nitride (GaN) layers (ie, gallium nitride atomic layers) using an atomic layer deposition process. The second nitride layer as an example, until the thickness of the gallium nitride layers reaches a second predetermined thickness, and the second predetermined thickness is between 1 nm and 50 nm to form a second buffer layer. The process parameters of each gallium nitride layer are the process temperature of 500 ° C; Triethylagallium (TEGa), 0.1 second; and the mixed gas plasma of NH 3 and hydrogen, 20 seconds. The thickness of each gallium nitride layer is between 0.1 and 3 Å. In this embodiment, the step of ion bombarding the newly formed gallium nitride layer with an argon plasma is not applied.

而後,重覆數次製作層疊的另一該第一次緩衝層222及另一該第二次緩衝層224。藉此,於該基板20上以形成由複數個該第一次緩衝層222及複數個該第二次緩衝層224交錯堆疊而成的緩衝層22。本實施例中該緩衝層為三對第一次緩衝層222及第二次緩衝層224堆疊而成。如此即完成本實施例之基材2的製作。由於第二次緩衝層224的每一層氮化鎵層未經離子轟擊,其結晶程度較低於第一次緩衝層222,如此,第二 次緩衝層224可以進一步作為缺陷及應力的吸收層,藉以在緩衝層22上方另外成長磊晶層後,減少缺陷穿透至磊晶層之機會。 After that, another first buffer layer 222 and another second buffer layer 224 that are stacked are repeatedly made several times. Thereby, a buffer layer 22 is formed on the substrate 20 by stacking the plurality of first buffer layers 222 and the plurality of second buffer layers 224 alternately. In this embodiment, the buffer layer is formed by stacking three pairs of the first buffer layer 222 and the second buffer layer 224. In this way, the production of the substrate 2 of this embodiment is completed. Since each gallium nitride layer of the second buffer layer 224 has not been bombarded by ions, its crystallinity is lower than that of the first buffer layer 222. The secondary buffer layer 224 can further serve as an absorption layer for defects and stresses, thereby reducing the chance of defects penetrating into the epitaxial layer after the epitaxial layer is additionally grown on the buffer layer 22.

實務上,亦可如同第二實施例,在對每一層氮化鋁層進行離子轟擊後,停止電漿後的一延遲時間以內,始以原子層沉積製程繼續成長新的氮化鋁層,較佳者,延遲時間在5秒以內為佳。 In practice, as in the second embodiment, after the ion bombardment of each aluminum nitride layer, within a delay time after stopping the plasma, the atomic layer deposition process is continued to grow a new aluminum nitride layer. The better, the delay time is preferably within 5 seconds.

此外,亦可在製作每一層第二次緩衝層224的過程中,於形成每一層氮化鎵層後,續以電漿對所形成的氮化鎵層進行離子轟擊,以使第二次緩衝層224中該些氮化鎵層產生結晶,得到更高結晶程度的緩衝層222。所採用的電漿為Ar、N2、H2、He、Ne、NH3、N2/H2、N2O、CF4之其中一者形成的電漿。實務上,亦可如同第二實施例,在對每一層氮化鎵層進行離子轟擊後,停止電漿後的一延遲時間以內,始以原子層沉積製程繼續成長新的氮化鎵層,較佳者,延遲時間在5秒以內為佳。 In addition, during the fabrication of each second buffer layer 224, after each gallium nitride layer is formed, the formed gallium nitride layer is subjected to ion bombardment with a plasma to make the second buffer The gallium nitride layers in the layer 224 are crystallized to obtain a buffer layer 222 with a higher degree of crystallinity. The plasma used is a plasma formed by one of Ar, N 2 , H 2 , He, Ne, NH 3 , N 2 / H 2 , N 2 O, and CF 4 . In practice, as in the second embodiment, after the ion bombardment of each gallium nitride layer, within a delay time after stopping the plasma, the atomic layer deposition process is continued to grow a new gallium nitride layer. The better, the delay time is preferably within 5 seconds.

請參圖16,為本實施例之製造方法所製作的基材2與第一實施例之基材1,於其上成長氮化鎵磊晶層後,於X光繞射搖擺曲線(omega模式)檢測之結果。氮化鎵磊晶層係以MOCVD技術成長,製程溫度1180℃,基材1、2先在MOCVD腔體內於氨氣的氣氛下退火五分鐘,再於基材1、2上成長1.5μm的氮化鎵磊晶層,其中,樣品一之曲線為基材2各該第二次緩衝層224的第二預定厚度為3.5nm,且每次氮化鋁層於氬氣離子轟擊時間為40秒,電漿功率為300W;樣品二之曲線為基材2各該第二次緩衝層224的第二預定厚度為1.8nm,且每次氮化鋁層於氬氣離子轟擊時間為40秒,電漿功率為300W;樣品三為第一實施例之基材1,且每次氮化鋁層於氬氣離子轟擊時間為40秒,電漿功率為300W。由圖16中可明顯得知,本實施例之基材2相較於第一實施例之基材1,可更有效增進緩衝層上方的磊晶層之結晶品質,使磊晶層具有更佳的結晶程度。 Please refer to FIG. 16, the substrate 2 produced by the manufacturing method of this embodiment and the substrate 1 of the first embodiment are grown on the gallium nitride epitaxial layer, and then the X-ray diffraction rocking curve (omega mode) ) Test results. The GaN epitaxial layer is grown by MOCVD technology. The process temperature is 1180 ° C. The substrates 1 and 2 are annealed in a MOCVD chamber in an ammonia atmosphere for five minutes, and then 1.5 μm of nitrogen is grown on the substrates 1 and 2. The gallium epitaxial layer, in which the curve of sample one is that the second predetermined thickness of each of the second buffer layers 224 of the substrate 2 is 3.5 nm, and each time the aluminum nitride layer is bombarded with argon ions for 40 seconds, The plasma power is 300W; the curve of sample two is that the second predetermined thickness of the second buffer layer 224 of the substrate 2 is 1.8nm, and the aluminum nitride layer is bombarded with argon ion for 40 seconds each time. The power is 300W; the sample 3 is the substrate 1 of the first embodiment, and the argon ion bombardment time of the aluminum nitride layer is 40 seconds, and the plasma power is 300W. It is obvious from FIG. 16 that the substrate 2 of this embodiment can more effectively improve the crystalline quality of the epitaxial layer above the buffer layer compared to the substrate 1 of the first embodiment, so that the epitaxial layer has a better quality. Degree of crystallinity.

實務上,各該第一次緩衝層222與各該第二次緩衝層224的位置亦可上下對調,其製造方法大致相同,差異僅在於先於基板20的表面設置一該第二次緩衝層224,而後才設置一該第一次緩衝層222並進行離子轟擊。由於第二次緩衝層224的每一層氮化鎵層未經離子轟擊,其結晶程度較低於第一次緩衝層222,如此,第二次緩衝層224可以進一步作為因晶格不匹配所產生的缺陷及應力的吸收層,藉以在緩衝層22上方另外成長磊晶層後,減少缺陷穿透至磊晶層之機會。此外,第一次緩衝層222的數量及第二次緩衝層224的數量亦可分別為至少一層。 In practice, the positions of each of the first buffer layers 222 and each of the second buffer layers 224 can also be reversed up and down. The manufacturing methods are substantially the same, except that a second buffer layer is provided before the surface of the substrate 20. 224, and then a first buffer layer 222 is provided and ion bombardment is performed. Since each gallium nitride layer of the second buffer layer 224 has not been bombarded by ions, its crystallinity is lower than that of the first buffer layer 222. Thus, the second buffer layer 224 can be further generated as a result of lattice mismatch. The defect and stress absorbing layer can reduce the chance of defects penetrating into the epitaxial layer after the epitaxial layer is grown on the buffer layer 22. In addition, the number of the first buffer layers 222 and the number of the second buffer layers 224 may be at least one layer respectively.

上述第三實施例中,構成第一次緩衝層222的第一氮化物層係以氮化鋁(AlN)層為例,實務上,亦可採用GaN,AlxGa1-xN,InxGa1-xN,InN,AlxInyGa1-x-yN等氮化物。構成第二次緩衝層224的第二氮化物層係以氮化鎵(GaN)層為例,實務上,亦可採用AlN,AlxGa1-xN,InxGa1-xN,InN,AlxInyGa1-x-yN等氮化物。而第一氮化物層與第二氮化物層的材質可以是不同材質或相同材質。 In the third embodiment described above, the first nitride layer constituting the first buffer layer 222 is an aluminum nitride (AlN) layer as an example. In practice, GaN, Al x Ga 1-x N, In x may also be used. Ga 1-x N, InN, Al x In y Ga 1-xy N and other nitrides. The second nitride layer constituting the second buffer layer 224 is based on a gallium nitride (GaN) layer. In practice, AlN, Al x Ga 1-x N, In x Ga 1-x N, InN can also be used. , Al x In y Ga 1-xy N and other nitrides. The materials of the first nitride layer and the second nitride layer may be different materials or the same material.

圖17所示為本發明第四較佳實施例的基材3,其具有大致相同於第三實施例之結構,包含有一基板30與一緩衝層32,該基板10為藍寶石基板,但不以此為限,亦可是矽、氮化鎵、碳化矽、砷化鎵基板;不同的是,該緩衝層32包含疊置的至少一第一次緩衝層322與至少一第二次緩衝層324,該第一次緩衝層322與該第二次緩衝層324的材質相同,且二者之厚度分別以18nm為例。該基材3的製造方法與第三實施例大致相同,不同的是,本實施例係先於該基板30的表面302以原子層沉積製程設置該第二次緩衝層324,該第二次緩衝層324的每一第二氮化物層係以氮化鋁為例,並未以電漿對每一第二氮化物層進行離子轟擊。而後,再於該第二次緩衝層324上以原子層沉積製程設置該第一次緩衝層322, 該第一次緩衝層322的每一第一氮化物層同樣以氮化鋁為例,於形成每一第一氮化物層後,以電漿對第一氮化物層進行離子轟擊,並於停止電漿後的延遲時間內續成長新的第一氮化物層,其中延遲時間為5秒以內。 FIG. 17 shows a substrate 3 according to a fourth preferred embodiment of the present invention, which has a structure substantially the same as that of the third embodiment, and includes a substrate 30 and a buffer layer 32. The substrate 10 is a sapphire substrate, but not based on This is limited, and may also be a silicon, gallium nitride, silicon carbide, or gallium arsenide substrate; the difference is that the buffer layer 32 includes at least one first buffer layer 322 and at least one second buffer layer 324 that are stacked, The materials of the first buffer layer 322 and the second buffer layer 324 are the same, and the thicknesses of the two are taken as an example of 18 nm. The manufacturing method of the substrate 3 is substantially the same as that of the third embodiment. The difference is that the second buffer layer 324 is provided by an atomic layer deposition process before the surface 302 of the substrate 30. Each second nitride layer of the layer 324 uses aluminum nitride as an example, and each second nitride layer is not ion bombarded by a plasma. Then, the first buffer layer 322 is disposed on the second buffer layer 324 by an atomic layer deposition process. Each first nitride layer of the first buffer layer 322 also uses aluminum nitride as an example. After each first nitride layer is formed, the first nitride layer is ion bombarded with a plasma and stopped. A new first nitride layer continues to grow within the delay time after the plasma, wherein the delay time is within 5 seconds.

實務上,若第一次緩衝層322的數量與第二次緩衝層324的數量分別為複數層時,緩衝層則是如同第三實施例為交錯疊置的結構,差別僅在於第二次緩衝層324係接觸基板30的表面302。 In practice, if the number of the first buffer layer 322 and the number of the second buffer layer 324 are plural layers, the buffer layer is the same structure as the third embodiment is staggered, the difference is only the second buffer The layer 324 is in contact with the surface 302 of the substrate 30.

請參圖18,為不同基材於X光繞射搖擺曲線(rocking curve)(omega模式)檢測之結果,其中,樣品一為本實施例之基材3,其第一次緩衝層322與第二次緩衝層324的成長溫度為400℃,且第一次緩衝層322的各第一氮化物層以300W之氬氣電漿進行離子轟擊20秒;樣品二為基材3的半成品,即基板30上僅設置未進行離子轟擊的第二次緩衝層324。由圖18可知,樣品一之曲線有波峰產生,證明本發明以電漿對第一次緩衝層322的各第一氮化物層進行離子轟擊可產生良好的結晶。而樣品二之曲線沒有波峰產生,代表未經離子轟擊的第二次緩衝層324之結晶程度低於第一次緩衝層322,因此,第二次緩衝層324可作為應力及缺陷的吸收層,紓解基板30與第一次緩衝層322之間因晶格不匹配所產生的應力與缺陷。 Please refer to FIG. 18, which shows the results of X-ray diffraction rocking curve (omega mode) of different substrates. Among them, sample 1 is the substrate 3 of this embodiment, and the first buffer layer 322 and the first The growth temperature of the secondary buffer layer 324 is 400 ° C., and each of the first nitride layers of the first buffer layer 322 is subjected to ion bombardment with a 300 W argon plasma for 20 seconds; Sample 2 is a semi-finished product of the substrate 3, that is, the substrate Only the second buffer layer 324 without ion bombardment is provided on 30. It can be seen from FIG. 18 that the peak of the curve of the sample one is generated, which proves that the present invention can produce good crystals by ion bombarding the first nitride layers of the first buffer layer 322 with the plasma. The curve of sample two has no peaks, which means that the degree of crystallization of the second buffer layer 324 without ion bombardment is lower than that of the first buffer layer 322. Therefore, the second buffer layer 324 can be used as an absorption layer for stress and defects. Relieve the stress and defects caused by the lattice mismatch between the substrate 30 and the first buffer layer 322.

據上所述,本發明之磊晶用之基材的製造方法,使用對製程溫度需求較低的原子層沉積製程製作氮化鋁層,且對每一層的氮化鋁層皆使用離子轟擊,如同對每一層氮化鋁層進行退火之功效,可以讓氮化鋁層更加緻密,並可以使緩衝層中該些氮化鋁層產生結晶,藉以得到高結晶程度的緩衝層。 According to the above, the method for manufacturing a substrate for epitaxy of the present invention uses an atomic layer deposition process that requires a lower process temperature to produce an aluminum nitride layer, and uses ion bombardment for each aluminum nitride layer. Like the effect of annealing each aluminum nitride layer, the aluminum nitride layer can be made denser, and the aluminum nitride layers in the buffer layer can be crystallized, thereby obtaining a buffer layer with a high degree of crystallinity.

以上所述僅為本發明較佳可行實施例而已,舉凡應用本發明說明書及申請專利範圍所為之等效變化,理應包含在本發明之專利範圍內。 The above descriptions are only the preferred and feasible embodiments of the present invention, and any equivalent changes made by applying the description of the present invention and the scope of patent application should be included in the patent scope of the present invention.

Claims (16)

一種磊晶用之基材的製造方法,該基材包含一基板與一緩衝層;該製造方法包含下列步驟:A、提供該基板;B、於該基板的一表面設置一緩衝層,設置該緩衝層的步驟包括:B-1、使用原子層沉積製程形成一氮化物層,其中該氮化物層的厚度介於0.1~3Å之間;B-2、對該氮化物層進行離子轟擊;及B-3、重覆步驟B-1、B-2複數次,使層疊的複數個該氮化物層構成具有一預定厚度之該緩衝層。A manufacturing method of a substrate for epitaxy, the substrate includes a substrate and a buffer layer; the manufacturing method includes the following steps: A, providing the substrate; B, providing a buffer layer on a surface of the substrate, and providing the The steps of the buffer layer include: B-1, forming a nitride layer using an atomic layer deposition process, wherein the thickness of the nitride layer is between 0.1 and 3 Å; B-2, ion bombarding the nitride layer; and B-3. Repeat steps B-1 and B-2 a plurality of times so that a plurality of the nitride layers are stacked to form the buffer layer having a predetermined thickness. 如請求項1所述磊晶用之基材的製造方法,其中步驟B-2中係以Ar、N2、H2、He、Ne、NH3、N2/H2、N2O、CF4之其中一者形成的電漿對該氮化物層進行離子轟擊。The method for manufacturing a substrate for epitaxy according to claim 1, wherein in step B-2, Ar, N 2 , H 2 , He, Ne, NH 3 , N 2 / H 2 , N 2 O, CF The plasma formed by one of 4 performs ion bombardment on the nitride layer. 如請求項1所述磊晶用之基材的製造方法,其中步驟B-2中係以電漿對該氮化物層進行離子轟擊,離子轟擊的時間為10秒以上。The method for manufacturing a substrate for epitaxy according to claim 1, wherein in step B-2, the nitride layer is ion bombarded with a plasma, and the ion bombardment time is 10 seconds or more. 如請求項1所述磊晶用之基材的製造方法,其中步驟B-2中,係使該氮化物層產生結晶。The method for manufacturing a base material for epitaxy according to claim 1, wherein in step B-2, the nitride layer is crystallized. 如請求項1所述磊晶用之基材的製造方法,其中步驟B-2中係以電漿對該氮化物層進行離子轟擊;步驟B-3在重覆執行步驟B-1、B-2之前,包含停止產生電漿,且於停止產生電漿後的一延遲時間以內,始執行步驟B-1,其中該延遲時間為5秒以內。The method for manufacturing a substrate for epitaxy according to claim 1, wherein in step B-2, the nitride layer is ion bombarded with a plasma; in step B-3, steps B-1 and B- are repeatedly performed. Before step 2, it includes stopping generating plasma, and within a delay time after stopping generating plasma, step B-1 is executed, wherein the delay time is within 5 seconds. 一種磊晶用之基材的製造方法,該基材包含一基板與一緩衝層;該製造方法包含下列步驟:A、提供該基板;B、於該基板的一表面設置該緩衝層,該緩衝層包括疊置的至少一第一次緩衝層與至少一第二次緩衝層;其中,形成該第一次緩衝層的步驟包括:B-1、使用原子層沉積製程形成一第一氮化物層,其中該第一氮化物層的厚度介於0.1~3Å之間;B-2、對該第一氮化物層進行離子轟擊;及B-3、重覆步驟B-1、B-2複數次,使層疊的複數個該第一氮化物層構成具有一第一預定厚度之第一次緩衝層;其中,形成該第二次緩衝層的步驟包括,使用原子層沉積製程形成層疊的複數個第二氮化物層,直到該些第二氮化物層的厚度達到一第二預定厚度,以構成該第二次緩衝層。A manufacturing method of a substrate for epitaxy, the substrate includes a substrate and a buffer layer; the manufacturing method includes the following steps: A, providing the substrate; B, setting the buffer layer on a surface of the substrate, the buffer The layer includes at least one first buffer layer and at least one second buffer layer that are stacked; wherein the step of forming the first buffer layer includes: B-1, forming a first nitride layer using an atomic layer deposition process Wherein the thickness of the first nitride layer is between 0.1 and 3 Å; B-2. Ion bombardment of the first nitride layer; and B-3. Repeat steps B-1 and B-2 multiple times. , Making the stacked plurality of first nitride layers constitute a first buffer layer having a first predetermined thickness; wherein the step of forming the second buffer layer includes forming an stacked plurality of first buffer layers using an atomic layer deposition process. Di-nitride layers until the thickness of the second nitride layers reaches a second predetermined thickness to form the second buffer layer. 如請求項6所述磊晶用之基材的製造方法,其中步驟B-2中係以Ar、N2、H2、He、Ne、NH3、N2/H2、N2O、CF4之其中一者形成的電漿對該第一氮化物層進行離子轟擊。The method for manufacturing a base material for epitaxy according to claim 6, wherein in step B-2, Ar, N 2 , H 2 , He, Ne, NH 3 , N 2 / H 2 , N 2 O, CF The plasma formed by one of 4 performs ion bombardment on the first nitride layer. 如請求項6所述磊晶用之基材的製造方法,其中步驟B-2中係以電漿對該第一氮化物層進行離子轟擊,離子轟擊的時間為10秒以上。The method for manufacturing a substrate for epitaxy according to claim 6, wherein in step B-2, the first nitride layer is ion bombarded with a plasma, and the ion bombardment time is 10 seconds or more. 如請求項6所述磊晶用之基材的製造方法,其中步驟B中所設置的該緩衝層包括交錯疊置的複數個該第一次緩衝層與複數個該第二次緩衝層。The method for manufacturing a substrate for epitaxy according to claim 6, wherein the buffer layer provided in step B includes a plurality of the first buffer layers and a plurality of the second buffer layers which are alternately stacked. 如請求項9所述磊晶用之基材的製造方法,其中形成各該第二次緩衝層的步驟中更包括,於形成每一該第二氮化物層後,對所形成的第二氮化物層進行離子轟擊,且各該第二氮化物層的厚度介於0.1~3Å之間。The method for manufacturing a base material for epitaxy according to claim 9, wherein the step of forming each of the second buffer layers further includes, after forming each of the second nitride layers, forming a second nitrogen layer. The compound layer undergoes ion bombardment, and the thickness of each of the second nitride layers is between 0.1 and 3 Å. 如請求項9所述磊晶用之基材的製造方法,其中係以Ar、N2、H2、He、Ne、NH3、N2/H2、N2O、CF4之其中一者形成的電漿對該第二氮化物層進行離子轟擊。The method for producing a base material for epitaxy according to claim 9, wherein one of Ar, N 2 , H 2 , He, Ne, NH 3 , N 2 / H 2 , N 2 O, and CF 4 is used. The formed plasma is subjected to ion bombardment of the second nitride layer. 如請求項6所述磊晶用之基材的製造方法,其中該些第一氮化物層之材質不同於該些第二氮化物層之材質。The method for manufacturing a substrate for epitaxy according to claim 6, wherein a material of the first nitride layers is different from a material of the second nitride layers. 如請求項6所述磊晶用之基材的製造方法,其中該些第一氮化物層與該些第二氮化物層之材質相同。The method for manufacturing a substrate for epitaxy according to claim 6, wherein the materials of the first nitride layers and the second nitride layers are the same. 如請求項6所述磊晶用之基材的製造方法,其中步驟B-2中,係使該第一氮化物層產生結晶。The method for manufacturing a base material for epitaxy according to claim 6, wherein in step B-2, the first nitride layer is crystallized. 如請求項6所述磊晶用之基材的製造方法,其中步驟B-2中係以電漿對該第一氮化物層進行離子轟擊;步驟B-3在重覆執行步驟B-1、B-2之前,包含停止產生電漿,且於停止產生電漿後的一延遲時間以內,始執行步驟B-1,其中該延遲時間為5秒以內。The method for manufacturing a substrate for epitaxy according to claim 6, wherein in step B-2, the first nitride layer is ion bombarded with a plasma; step B-3 is repeatedly performed in steps B-1, Before B-2, including stopping plasma generation, and within a delay time after stopping plasma generation, step B-1 is executed, wherein the delay time is within 5 seconds. 如請求項6所述磊晶用之基材的製造方法,其中步驟B中係先於該基板的該表面設置該第二次緩衝層,且未對該第二次緩衝層進行離子轟擊。The method for manufacturing a substrate for epitaxy according to claim 6, wherein in step B, the second buffer layer is provided before the surface of the substrate, and the second buffer layer is not subjected to ion bombardment.
TW105132969A 2015-12-08 2016-10-13 Method of manufacturing substrate for epitaxy TWI665333B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201610893221.5A CN107039237A (en) 2015-12-08 2016-10-13 Method for manufacturing substrate for epitaxy
US15/365,621 US20170162378A1 (en) 2015-12-08 2016-11-30 Method of manufacturing substrate for epitaxy

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW104141047 2015-12-08
??104141047 2015-12-08

Publications (2)

Publication Number Publication Date
TW201720961A TW201720961A (en) 2017-06-16
TWI665333B true TWI665333B (en) 2019-07-11

Family

ID=59687401

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105132969A TWI665333B (en) 2015-12-08 2016-10-13 Method of manufacturing substrate for epitaxy

Country Status (1)

Country Link
TW (1) TWI665333B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100380690C (en) * 2003-11-20 2008-04-09 果尚志 Method of growing trigroup nitride semiconductor hetero crystal structure on silicon base material
US20080090072A1 (en) * 2006-10-17 2008-04-17 The Regents Of The University Of California Aligned crystalline semiconducting film on a glass substrate and method of making
TW200924025A (en) * 2007-11-20 2009-06-01 Miin-Jang Chen Gallium-nitride-based semiconductor structure combination and manufacture thereof
US20150294857A1 (en) * 2014-04-15 2015-10-15 Globalwafers Co., Ltd. Composite substrate, semiconductor device including the same, and method of manufacturing the same

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100380690C (en) * 2003-11-20 2008-04-09 果尚志 Method of growing trigroup nitride semiconductor hetero crystal structure on silicon base material
US20080090072A1 (en) * 2006-10-17 2008-04-17 The Regents Of The University Of California Aligned crystalline semiconducting film on a glass substrate and method of making
TW200924025A (en) * 2007-11-20 2009-06-01 Miin-Jang Chen Gallium-nitride-based semiconductor structure combination and manufacture thereof
US20150294857A1 (en) * 2014-04-15 2015-10-15 Globalwafers Co., Ltd. Composite substrate, semiconductor device including the same, and method of manufacturing the same

Also Published As

Publication number Publication date
TW201720961A (en) 2017-06-16

Similar Documents

Publication Publication Date Title
US8946674B2 (en) Group III-nitrides on Si substrates using a nanostructured interlayer
CN104051232B (en) Semiconductor wafer with a layerof alzga1-zn and process for producing it
KR101186032B1 (en) Method for manufacturing a layer of gallium nitride or gallium and aluminum nitride
JP5192785B2 (en) Manufacturing method of nitride semiconductor device
KR100674829B1 (en) Nitride based semiconductor device and method for manufacturing the same
KR20120128085A (en) Nitride semiconductor device, nitride semiconductor wafer, and method for manufacturing nitride semiconductor layer
JP2016512485A (en) III-N material with AIN interlayer grown on rare earth oxide / silicon substrate
US10727054B2 (en) Nitride-based semiconductor device and method for preparing the same
WO2018101367A1 (en) Semiconductor substrate
KR20150007952A (en) Method for manufacturing semiconductor device
WO2013047361A1 (en) Method for producing substrate having buffer layer structure for growing nitride semiconductor layer
US20170162378A1 (en) Method of manufacturing substrate for epitaxy
TWI534861B (en) A template for epitaxial growth and a method for producing the same, and a nitride semiconductor device
JP5378128B2 (en) Epitaxial substrate for electronic device and epitaxial substrate for group III nitride electronic device
TWI523222B (en) Gan-containing semiconductor structure
TWI665333B (en) Method of manufacturing substrate for epitaxy
US9691940B2 (en) Nitride semiconductor structure
US9627197B2 (en) Composite substrate, semiconductor device including the same, and method of manufacturing the same
CN114156382A (en) Quantum well structure, LED chip and manufacturing method
JPH11238683A (en) Manufacture of compound semiconductor film
JP6527667B2 (en) Method of manufacturing nitride semiconductor substrate
US9923050B2 (en) Semiconductor wafer and a method for producing the semiconductor wafer
JP6497886B2 (en) Self-supporting substrate and method for manufacturing self-supporting substrate
JP2014216474A (en) Nitride semiconductor substrate
WO2016031334A1 (en) Nitride semiconductor and nitride semiconductor manufacturing method