TWI567549B - Server and method of detecting the same - Google Patents

Server and method of detecting the same Download PDF

Info

Publication number
TWI567549B
TWI567549B TW103131174A TW103131174A TWI567549B TW I567549 B TWI567549 B TW I567549B TW 103131174 A TW103131174 A TW 103131174A TW 103131174 A TW103131174 A TW 103131174A TW I567549 B TWI567549 B TW I567549B
Authority
TW
Taiwan
Prior art keywords
circuit
power signal
board
signal state
circuit board
Prior art date
Application number
TW103131174A
Other languages
Chinese (zh)
Other versions
TW201610669A (en
Inventor
童俊
韓應賢
Original Assignee
英業達股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 英業達股份有限公司 filed Critical 英業達股份有限公司
Priority to TW103131174A priority Critical patent/TWI567549B/en
Publication of TW201610669A publication Critical patent/TW201610669A/en
Application granted granted Critical
Publication of TWI567549B publication Critical patent/TWI567549B/en

Links

Landscapes

  • Debugging And Monitoring (AREA)

Description

伺服器及其檢測方法 Server and its detection method

本發明關於伺服器技術領域,特別是關於一種伺服器及其檢測方法。 The present invention relates to the field of servo technologies, and more particularly to a server and a detection method thereof.

隨著科技的進步以及人類對伺服器系統的依賴程度越來越高,市場對伺服器系統的運算能力及資料存儲能力的要求也逐漸提高。因此,為了滿足使用者對伺服器的資料需求和儲存規格,需要在伺服器系統中設置更多的硬碟以及相關的電路板元件。 With the advancement of technology and the increasing dependence of humans on server systems, the market's requirements for computing power and data storage capabilities of server systems have gradually increased. Therefore, in order to meet the user's data requirements and storage specifications for the server, it is necessary to set more hard disks and related circuit board components in the server system.

然而,當伺服器中某一電路板掉電會引起整個伺服器出現異常時,一般會通過常規的示波器或萬用表來直接測量每一塊電路板,以判斷出問題之所在,這種排查故障方式效率非常低,再者如今的伺服器機架系統結構複雜,電路板較多,空間十分緊湊,使得通過示波器或萬用表測量並逐一排查每一塊電路板顯得更加困難,而且也會造成排查故障工作的時間長效率低,甚至可能會延誤伺服器機架系統恢復正常工作的時間。 However, when a power failure of a certain circuit board in the server causes an abnormality in the entire server, each circuit board is generally directly measured by a conventional oscilloscope or a multimeter to determine the problem, and the efficiency of the troubleshooting method is checked. Very low, and today's server rack system is complex in structure, with many boards and very compact space, making it more difficult to measure each board by oscilloscope or multimeter and to troubleshoot each board one by one. Long inefficiency may even delay the time it takes for the server rack system to return to normal operation.

有鑑於此,亟需提供一種新型的伺服器及其檢測方法來解決上述問題。 In view of this, it is urgent to provide a new type of server and its detection method to solve the above problems.

本發明之一目的在於提供一種伺服器,其對原有 設置在伺服器內的複雜可程式設計邏輯器(Complex Programmable Logic Device,以下簡稱CPLD)之硬體結構進行改進,使其除了能夠提供原有的韌體版本之外,還能夠透過所述複雜可程式設計邏輯模組(或稱CPLD模組)採集所述伺服器之各個電路板的電路端電源信號狀態,經邏輯運算形成每一所述電路板的電路板級電源信號狀態,每一所述LED燈分別顯示對應的每一所述電路板之電路板級電源信號狀態以判斷電路板故障與否;當發現故障的電路板,該複雜可程式設計邏輯模組切即換至所述電路板,以獲取至少一電路端電源信號狀態,並將所述至少一電路端電源信號狀態進行一邏輯運算,形成一電路端電源信號狀態;所述複雜可程式設計邏輯模組判斷電路端電源之信號狀態,LED燈亦切換分別顯示對應的電路端電源信號狀態以判斷哪一電路端故障,依此來告知維護人員哪一個電路板故障或哪一個電路端故障,以提升排查故障工作效率。 An object of the present invention is to provide a server that is original to The hardware structure of the Complex Programmable Logic Device (CPLD) installed in the server is improved, so that in addition to providing the original firmware version, the complex can be a programming logic module (or CPLD module) collects a circuit-side power signal state of each circuit board of the server, and logically calculates a circuit board-level power signal state of each of the circuit boards, each of the states The LED lights respectively display the state of the board-level power signal of each of the boards to determine whether the board is faulty or not; when a faulty board is found, the complex programmable logic module is switched to the board Obtaining at least one circuit end power signal state, and performing a logic operation on the at least one circuit end power signal state to form a circuit end power signal state; the complex programmable logic module determining the circuit end power signal State, the LED light also switches to display the corresponding circuit end power signal status to determine which circuit end is faulty, according to which to inform the maintenance personnel Circuit boards which a failure or fault circuit side, to improve the efficiency of troubleshooting.

為達成上述發明目的,本發明係提供一種伺服器,其包含: 多個電路板;多個LED燈;一複雜可程式設計邏輯模組,耦接至所述多個電路板及所述多個LED燈,用以獲取每一所述電路板的至少一電路端電源信號狀態,並將所述至少一電路端電源信號狀態進行一第一邏輯運算,形成每一所述電路板的一第一電路板級電源信號狀態;所述複雜可程式設計邏輯模組判斷所述第一電路板級電源信號狀態,每一所述LED燈分別顯示 對應的每一所述電路板之所述第一電路板級電源信號狀態。 In order to achieve the above object, the present invention provides a server comprising: a plurality of circuit boards; a plurality of LED lights; a complex programmable logic module coupled to the plurality of circuit boards and the plurality of LED lights for acquiring at least one circuit end of each of the circuit boards a power signal state, and performing a first logic operation on the at least one circuit end power signal state to form a first circuit board level power signal state of each of the circuit boards; the complex programmable logic module determining The first circuit board level power signal state, each of the LED lights respectively displayed Corresponding to the first board level power signal state of each of the boards.

根據一較佳的實施例,所述伺服器在加電自檢之前,所述 多個LED燈顯示對應每一所述電路端電源信號狀態;所述伺服器在加電自檢過程中,所述多個LED燈顯示對應至少一基本輸入輸出系統(Basic Input/Output System,以下簡稱BIOS)的代碼;所述伺服器在加電自檢之後,所述多個LED燈顯示對應每一所述電路端電源信號狀態或每一所述電路板級電源信號狀態。 According to a preferred embodiment, the server is prior to power-on self-test, a plurality of LED lights are displayed corresponding to each of the circuit end power signal states; wherein the plurality of LED lights are displayed corresponding to at least one basic input/output system during the power-on self-test (Basic Input/Output System, below) The code of the BIOS is referred to; after the power-on self-test, the plurality of LED lights display a status corresponding to each of the circuit end power signals or each of the circuit board level power signal states.

根據一較佳的實施例,當所述複雜可程式設計邏輯模組判 斷出一第一目標電路板的所述第一電路板級電源信號狀態為異常時,所述第一目標電路板為異常電路板;所述複雜可程式設計邏輯模組切換至所述第一目標電路板,並獲取所述第一目標電路板的所述至少一電路端電源信號狀態,並將所述至少一電路端電源信號狀態進行一第二邏輯運算,形成一第一電路端電源信號狀態;所述複雜可程式設計邏輯模組判斷所述第一電路端電源信號狀態,每一所述LED燈切換顯示對應所述第一目標電路板的所述第一電路端電源信號狀態。 According to a preferred embodiment, when the complex programmable logic module judges When the state of the first board-level power signal of a first target circuit board is abnormal, the first target circuit board is an abnormal circuit board; and the complex programmable logic module is switched to the first a target circuit board, and acquiring the at least one circuit end power signal state of the first target circuit board, and performing a second logic operation on the at least one circuit end power signal state to form a first circuit end power signal a state; the complex programmable logic module determines a state of the first circuit end power signal, and each of the LED lights switches to display a state of the first circuit end power signal corresponding to the first target circuit board.

根據一較佳的實施例,當所述複雜可程式設計邏輯模組判 斷出一第二目標電路板的所述第一電路板級電源信號狀態為異常時,所述第二目標電路板為異常電路板;通過所述多個電路板其中之一上的一第一跳線切換至所述第二目標電路板,所述複雜可程式設計邏輯模組獲取所述第二目標電路板的所述至少一電路端電源信號狀態,並將所述至少一電路端電源信號狀態進行一第三邏輯運算,形成一第二電路端電源信號狀態;所述複雜可程式設計邏輯模組判斷所述第二電路端電源信號狀態,每一所 述LED燈切換顯示對應所述第二目標電路板的所述第二電路端電源信號狀態。 According to a preferred embodiment, when the complex programmable logic module judges When the state of the first board-level power signal of a second target circuit board is abnormal, the second target circuit board is an abnormal circuit board; and a first one of the plurality of circuit boards is passed Switching the jumper to the second target circuit board, the complex programmable logic module acquiring the at least one circuit end power signal state of the second target circuit board, and the at least one circuit end power signal The state performs a third logic operation to form a second circuit end power signal state; the complex programmable logic module determines the state of the second circuit end power signal, each of the The LED light switch displays a state of the second circuit end power signal corresponding to the second target circuit board.

根據一較佳的實施例,所述第一邏輯運算是邏輯與運算。 According to a preferred embodiment, the first logical operation is a logical AND operation.

根據一較佳的實施例,本發明在於提供一種伺服器,其包含:多個電路板;多個LED燈;一複雜可程式設計邏輯模組,耦接至所述多個電路板及所述多個LED燈,用以獲取每一所述電路板的至少一電路端電源信號狀態,將所述伺服器中的所述多個電路板分為多個分組,所述複雜可程式設計邏輯模組獲取每一分組的所述多個電路板的所述至少一電路端電源信號狀態,並進行一第四邏輯運算,形成一電路板組別級電源信號狀態,所述多個LED燈分別顯示對應的多個分組之所述電路板組別級電源信號狀態。 According to a preferred embodiment, the present invention provides a server including: a plurality of circuit boards; a plurality of LED lights; a complex programmable logic module coupled to the plurality of circuit boards and the a plurality of LED lights for acquiring at least one circuit end power signal state of each of the circuit boards, dividing the plurality of circuit boards in the server into a plurality of groups, the complex programmable logic mode The group obtains the at least one circuit end power signal state of the plurality of circuit boards of each group, and performs a fourth logic operation to form a circuit board group level power signal state, wherein the plurality of LED lights respectively display The board group level power signal status of the corresponding plurality of packets.

根據一較佳的實施例,當所述複雜可程式設計邏輯模組判斷一第一目標分組的所述電路板組別級電源信號狀態為異常時,所述第一目標分組為異常電路板分組;透過所述複雜可程式設計邏輯模組或所述多個電路板其中之一的一第二跳線切換至所述第一目標分組之每一電路板,所述複雜可程式設計邏輯模組獲取所述第一目標分組的每一電路板之所述至少一電路端電源信號狀態,並進行一第五邏輯運算,形成一第二電路板級電源信號狀態,同時,所述多個LED燈切換顯示對應每一所述電路板之所述第二電路板級電源信號狀態。 According to a preferred embodiment, when the complex programmable logic module determines that the state of the board group level power signal of a first target group is abnormal, the first target group is an abnormal board grouping. Switching to each of the first target groupings by the complex programmable logic module or a second jumper of one of the plurality of boards, the complex programmable logic module Acquiring at least one circuit end power signal state of each circuit board of the first target group, and performing a fifth logic operation to form a second board level power signal state, and simultaneously, the plurality of LED lights Switching displays a status of the second board level power signal corresponding to each of the boards.

根據一較佳的實施例,當所述複雜可程式設計邏輯模組判斷一第三目標電路板的所述第二電路板級電源信號狀態為異常時,所述第三目標電路板為異常電路板;透過所述複雜可程式設計邏輯模組或所述多 個電路板其中之一的一第三跳線切換至所述第三目標電路板的每一電路,所述複雜可程式設計邏輯模組獲取所述第三目標電路板的所述至少一電路端電源信號狀態,並進行一第六邏輯運算,形成一第三電路端電源信號狀態,同時,所述多個LED燈切換顯示對應每一所述電路的所述第三電路端電源信號狀態。 According to a preferred embodiment, when the complex programmable logic module determines that the second board-level power signal state of a third target circuit board is abnormal, the third target circuit board is an abnormal circuit. Board; through the complex programmable logic module or the plurality A third jumper of one of the circuit boards is switched to each circuit of the third target circuit board, and the complex programmable logic module acquires the at least one circuit end of the third target circuit board The power signal state is performed, and a sixth logic operation is performed to form a third circuit end power signal state. Meanwhile, the plurality of LED lamps switch to display the third circuit end power signal state corresponding to each of the circuits.

根據一較佳的實施例,本發明提供一種伺服器檢測方法, 透過所述伺服器中一電路板的複雜可程式設計邏輯模組獲取所述伺服器之每一所述電路板的至少一電路端電源信號狀態,並將所述至少一電路端電源信號狀態進行一第七邏輯運算,形成一第三電路板級電源信號狀態;多個LED燈耦接至所述複雜可程式設計邏輯模組,並根據所述複雜可程式設計邏輯模組判斷之所述第三電路板級電源信號狀態,以分別顯示對應所述伺服器多個電路板之每一所述電路板的所述第三電路板級電源信號狀態。 According to a preferred embodiment, the present invention provides a server detection method, Acquiring at least one circuit end power signal state of each of the circuit boards of the server through a complex programmable logic module of a circuit board of the server, and performing state of the at least one circuit end power signal a seventh logic operation to form a third board level power signal state; a plurality of LED lights coupled to the complex programmable logic module, and determining the number according to the complex programmable logic module And three circuit board level power signal states to respectively display the third board level power signal status corresponding to each of the plurality of circuit boards of the server.

根據一較佳的實施例,當所述複雜可程式設計邏輯模組判 斷出所述伺服器多個電路板之其中一第四目標電路板的所述第三電路板級電源信號狀態為異常後,所述第四目標電路板為異常電路板;透過所述複雜可程式設計邏輯模組切換或所述多個電路板其中之一的一第四跳線切換至所述第四目標電路板的所述至少一電路端電源信號狀態,並將所述至少一電路端電源信號狀態進行一第八邏輯運算,形成一第四電路端電源信號狀態;所述複雜可程式設計邏輯模組判斷所述第四電路端電源信號狀態,所述多個LED燈切換顯示所述第四目標電路板的所述第四電路端電源信號狀態。 According to a preferred embodiment, when the complex programmable logic module judges After the third board-level power signal state of one of the plurality of circuit boards of the server is abnormal, the fourth target circuit board is an abnormal circuit board; Programming logic module switching or a fourth jumper of one of the plurality of circuit boards switches to the at least one circuit end power signal state of the fourth target circuit board, and the at least one circuit end The power signal state performs an eighth logic operation to form a fourth circuit end power signal state; the complex programmable logic module determines the fourth circuit end power signal state, and the plurality of LED light switches display the The fourth circuit end power supply signal state of the fourth target circuit board.

根據一較佳的實施例,本發明提供一種電路板檢測方法, 包括:通過耦接一複雜可程式設計邏輯模組獲取所述電路板的至少一電路端電源信號狀態,並將所述至少一電路端電源信號狀態進行一第九邏輯運算,形成一第五電路端電源信號狀態;所述複雜可程式設計邏輯模組判斷所述第五電路端電源信號狀態,多個LED燈耦接至所述複雜可程式設計邏輯模組,分別顯示對應所述電路板的所述第五電路端電源信號狀態。 According to a preferred embodiment, the present invention provides a circuit board detecting method. The method includes: acquiring, by a complex programmable logic module, at least one circuit end power signal state of the circuit board, and performing a ninth logic operation on the at least one circuit end power signal state to form a fifth circuit a power supply signal state; the complex programmable logic module determines a state of the power signal of the fifth circuit end, and the plurality of LED lights are coupled to the complex programmable logic module to respectively display the corresponding circuit board The fifth circuit end power signal state.

此外,不脫離本發明之原理,可以選擇主要的電路板混合 主要的電路端,透過上述複雜可程式設計邏輯模組(CPLD)的運算與判斷,並且以耦接CPLD的LED燈分別顯示故障之電路板與電路端,進而快速檢測出故障的位置。 In addition, the main board mix can be selected without departing from the principles of the present invention. The main circuit end, through the operation and judgment of the above complex programmable logic module (CPLD), and the LED board coupled with the CPLD respectively display the faulty circuit board and the circuit end, thereby quickly detecting the fault location.

本發明的優點在於,對基於設置在伺服器內的複雜可程式 設計邏輯器之硬體結構進行改進,使其除了能夠提供原有韌體版本之外,還能夠通過CPLD採集所述伺服器的各個電路板之電路端電源信號狀態,經邏輯運算形成每一所述電路板的電路板級電源信號狀態,每一所述LED燈顯示對應的每一所述電路板之電路板級電源信號狀態以判斷電路板故障與否;當發現故障的電路板,所述複雜可程式設計邏輯模組即切換至此電路板,以獲取至少一電路端電源信號狀態,並將所述至少一電路端電源信號狀態進行一邏輯運算,形成一電路端電源信號狀態;所述複雜可程式設計邏輯模組判斷電路端電源信號狀態,LED燈亦切換分別顯示對應的電路端電源信號狀態以判斷哪一電路端故障,依此來告知維護人員哪一個電路板故障或哪一個電路端故障,以提升排查故障工作效率。 The advantage of the present invention is that it is based on complex programmable programs set in the server. The hardware structure of the design logic is improved, so that in addition to providing the original firmware version, the state of the power supply signal of each circuit board of the server can be collected through the CPLD, and each operation is formed by logic operation. a board-level power signal state of the circuit board, each of the LED lights displaying a board-level power signal state of each of the circuit boards to determine whether the board is faulty or not; when a faulty circuit board is found, The complex programmable logic module switches to the circuit board to obtain at least one circuit end power signal state, and performs a logic operation on the at least one circuit end power signal state to form a circuit end power signal state; The programmable logic module determines the state of the power signal of the circuit end, and the LED lamp also switches to display the state of the corresponding power signal of the circuit end to determine which circuit end is faulty, thereby informing the maintenance personnel which circuit board is faulty or which circuit end Faults to improve troubleshooting efficiency.

因此,本發明不僅利用原有CPLD的硬體結構,也利用CPLD的閑餘時間,對所述伺服器的各個電路板進行監測,及時準確地發現故障 並且定位,進而提升排查故障工作的效率。此外其費用較低,具有良好的市場推廣性。 Therefore, the present invention not only utilizes the hardware structure of the original CPLD, but also utilizes the idle time of the CPLD to monitor the various circuit boards of the server, and timely and accurately find the fault. And positioning, thereby improving the efficiency of troubleshooting work. In addition, its cost is low and it has good marketing.

100‧‧‧伺服器 100‧‧‧Server

101‧‧‧複雜可程式設計邏輯模組 101‧‧‧Complex programmable logic module

102‧‧‧LED燈 102‧‧‧LED lights

103‧‧‧電路板 103‧‧‧Circuit board

201‧‧‧第一轉接板 201‧‧‧First adapter board

202‧‧‧第二轉接板 202‧‧‧Second adapter plate

203‧‧‧第三轉接板 203‧‧‧3rd adapter plate

204‧‧‧主機板 204‧‧‧ motherboard

205‧‧‧硬碟背板 205‧‧‧hard disk backplane

206‧‧‧擴充卡 206‧‧‧Expansion card

207‧‧‧面板背板 207‧‧‧ Panel backplane

208‧‧‧散熱感應控制板 208‧‧‧Dissipation induction control board

209‧‧‧風扇模組 209‧‧‧Fan module

210‧‧‧機架 210‧‧‧Rack

S410~S450‧‧‧實施步驟 S410~S450‧‧‧ implementation steps

S510~S520‧‧‧實施步驟 S510~S520‧‧‧ implementation steps

第1圖為本發明所述伺服器之一實施例的架構圖;第2圖為本發明所述伺服器之一實施例的一內部結構示意圖;第3圖為本發明所述伺服器之一實施例的另一角度內部結構示意圖;第4圖為本發明所述伺服器檢測方法之一實施例的實施步驟流程圖;以及第5圖為本發明所述電路板檢測方法之一實施例的實施步驟流程圖。 1 is an architectural diagram of an embodiment of a server according to the present invention; FIG. 2 is a schematic diagram of an internal structure of an embodiment of the server according to the present invention; and FIG. 3 is one of the servers of the present invention; FIG. 4 is a flow chart showing an implementation of an embodiment of the method for detecting a server according to the present invention; and FIG. 5 is a flowchart of an embodiment of the method for detecting a circuit board according to the present invention. Implementation step flow chart.

以下結合圖示對本發明提供的伺服器及其檢測方法的具體實施例做詳細說明。 The specific embodiments of the server and the detecting method provided by the present invention will be described in detail below with reference to the accompanying drawings.

第1圖為本發明所述伺服器之一實施例的架構圖。第2圖為本發明所述伺服器之一實施例一內部結構示意圖。第3圖為本發明所述伺服器之一實施例的另一角度內部結構示意圖。 1 is an architectural diagram of an embodiment of a server according to the present invention. FIG. 2 is a schematic diagram showing the internal structure of an embodiment of the server according to the present invention. FIG. 3 is a schematic diagram showing another internal structure of an embodiment of the server according to the present invention.

參考第1圖~第3圖所示,根據本發明的一實施例中,提供一種伺服器100,所述伺服器100包含多個電路板103、多個LED燈102和一複雜可程式設計邏輯模組(Complex Programmable Logic Device,以下簡稱CPLD)101。所述複雜可程式設計邏輯模組101耦接至所述多個電路板103(例如第一轉接板201、第二轉接板202、第三轉接板203和主機板204等, 如第2圖所示,其在下文中進一步詳細說明)及所述多個LED燈102(例如LED燈102的數量為8個,但不限制LED燈102的數量為8個),用以獲取每一所述電路板103的至少一電路端電源信號狀態,並將所述至少一電路端電源信號狀態進行一第一邏輯運算,形成每一所述電路板103的一第一電路板級電源信號狀態。所述複雜可程式設計邏輯模組101判斷所述第一電路板級電源信號狀態,每一所述LED燈102分別顯示對應的每一所述電路板的所述第一電路板級電源信號狀態(此處,第一電路板級電源信號狀態為電路板級的電源信號狀態),進而告知維護人員哪一個電路板103發生故障(即掉電),以便於後繼對異常電路板的電路進一步進行排查。每一個電路板103不同電壓之間的邏輯與運算結果顯示於此電路板103對應的LED燈102。 Referring to FIGS. 1 through 3, in accordance with an embodiment of the present invention, a server 100 is provided. The server 100 includes a plurality of circuit boards 103, a plurality of LED lights 102, and a complex programmable logic. Complex Programmable Logic Device (CPLD) 101. The complex programmable logic module 101 is coupled to the plurality of circuit boards 103 (eg, the first riser board 201, the second riser board 202, the third riser board 203, and the motherboard 204, etc.) As shown in FIG. 2, which is described in further detail below) and the plurality of LED lamps 102 (for example, the number of LED lamps 102 is eight, but the number of LED lamps 102 is not limited to eight), At least one circuit end power supply signal state of the circuit board 103, and performing a first logic operation on the at least one circuit end power supply signal state to form a first circuit board level power supply signal of each of the circuit boards 103 status. The complex programmable logic module 101 determines the state of the first circuit board level power signal, and each of the LED lights 102 respectively displays the state of the first circuit board level power signal of each of the circuit boards. (Here, the first board-level power signal state is the board-level power signal state), which in turn informs the maintenance personnel which board 103 is faulty (ie, powered down), so that the circuit of the abnormal board can be further advanced. Troubleshoot. The logical AND operation result between the different voltages of each of the circuit boards 103 is displayed on the corresponding LED lamp 102 of the circuit board 103.

需注意的是,所述第一邏輯運算為邏輯與運算。例如,系 統端電路板103的其中一支路之輸出電壓或輸出電流為正常,則輸出為1,若輸出電壓或輸出電流為異常,則輸出為0。如此,透過邏輯運算(例如,與運算、或運算、與或運算等)得到對應的電路板級電源信號狀態,所述複雜可程式設計邏輯模組101判斷所述電路板級電源信號狀態。只要其中一電路的輸出電壓(或輸出電流)為異常,所述複雜可程式設計邏輯模組101即判斷出對應的所述電路板103為異常,也就是說所對應的LED燈102不亮,進而確定所述電路板103發生故障。由上述內容可知,本發明不僅對習知CPLD的硬體結構進行改進,以形成本發明中所述複雜可程式設計邏輯模組101,並且亦利用所述複雜可程式設計邏輯模組101的閑餘時間(例如加電自檢之前或之後),對所述伺服器100的各個電路板103正常運行(即供電中)或發生故障(即掉電)進行監測,以及時準確地發現故障並且定位,進 而提升排查故障工作的效率。 It should be noted that the first logical operation is a logical AND operation. For example, When the output voltage or output current of one of the circuit boards 103 is normal, the output is 1, and if the output voltage or the output current is abnormal, the output is 0. Thus, the corresponding board-level power signal state is obtained by a logic operation (eg, an AND operation, an OR operation, an OR operation, etc.), and the complex programmable logic module 101 determines the board-level power signal state. As long as the output voltage (or output current) of one of the circuits is abnormal, the complex programmable logic module 101 determines that the corresponding circuit board 103 is abnormal, that is, the corresponding LED light 102 is not bright. Further, it is determined that the circuit board 103 has failed. It can be seen from the above that the present invention not only improves the hardware structure of the conventional CPLD, but also forms the complex programmable logic module 101 of the present invention, and also utilizes the complexity of the complex programmable logic module 101. For the remaining time (for example, before or after the power-on self-test), the various circuit boards 103 of the server 100 are normally operated (ie, in power supply) or malfunctioned (ie, powered down), and faults are accurately detected and positioned. In Improve the efficiency of troubleshooting work.

其中,上述電路端電源信號可以為+12V、-12V、+5V、-5V、 +3.3V、+1.5V、+1.1V等電壓信號,所述電路端電源信號也可以為7.6A、6.0A、5.0A、2.0A、1.0A、0.5A、0375A及01.A等電流信號。 Wherein, the circuit power signal of the above circuit can be +12V, -12V, +5V, -5V, +3.3V, +1.5V, +1.1V and other voltage signals, the circuit side power signal can also be 7.6A, 6.0A, 5.0A, 2.0A, 1.0A, 0.5A, 0375A and 01.A and other current signals .

所述伺服器100在加電自檢(Power on self-test,以下簡稱 POST)之前,所述多個LED燈102會顯示對應每一所述電路端電源信號狀態;所述伺服器100在POST之後,所述多個LED燈102即顯示對應每一所述電路端電源信號狀態或每一所述電路板級電源信號狀態。 The server 100 is in a power on self-test (hereinafter referred to as Power on self-test). Before the POST), the plurality of LED lights 102 display a state corresponding to each of the circuit end power signals; after the POST, the plurality of LED lights 102 display corresponding to each of the circuit end power supplies. Signal status or status of each of the board level power signals.

具體而言,當所述複雜可程式設計邏輯模組101判斷出一第 一目標電路板的所述第一電路板級電源信號狀態為異常時,所述第一目標電路板為異常電路板。需注意的是,所述第一目標電路板為上述的電路板103。所述複雜可程式設計邏輯模組101透過CPLD的軟體方式切換至所述第一目標電路板,獲取所述第一目標電路板的所述至少一電路端電源信號狀態,並且將所述至少一電路端電源信號狀態進行一第二邏輯運算,以形成一第一電路端電源信號狀態。所述複雜可程式設計邏輯模組判斷所述第一電路端電源信號狀態,每一所述LED燈102則切換顯示對應所述第一目標電路板的所述第一電路端電源信號狀態。其中,所述第一電路端電源信號狀態為所述電路板103上的每一電路的電源信號狀態。例如,所述第一目標電路板的其中一電路之輸出電壓(或輸出電流)為正常,則輸出為1,若輸出電壓(或輸出電流)為異常,則輸出為0。輸出電壓(或輸出電流)為異常即表示所述第一目標電路板異常,亦即對應的LED燈102不亮,進而判斷出所述電路發生故障。需注意的的是,不限制LED燈102與複雜可程式設計邏 輯模組101具體設置在哪一個電路板103上。 Specifically, when the complex programmable logic module 101 determines a first When the state of the first board level power signal of a target circuit board is abnormal, the first target circuit board is an abnormal circuit board. It should be noted that the first target circuit board is the above-mentioned circuit board 103. The complex programmable logic module 101 is switched to the first target circuit board by using a software mode of the CPLD, and acquires at least one circuit end power signal state of the first target circuit board, and the at least one The circuit side power signal state performs a second logic operation to form a first circuit end power signal state. The complex programmable logic module determines a state of the first circuit end power signal, and each of the LED lights 102 switches to display a state of the first circuit end power signal corresponding to the first target circuit board. The state of the first circuit end power supply signal is a power signal state of each circuit on the circuit board 103. For example, if the output voltage (or output current) of one of the circuits of the first target circuit board is normal, the output is 1, and if the output voltage (or output current) is abnormal, the output is 0. If the output voltage (or the output current) is abnormal, the first target circuit board is abnormal, that is, the corresponding LED lamp 102 is not lit, thereby determining that the circuit is faulty. It should be noted that LED lights 102 and complex programmable logic are not limited. The module 101 is specifically disposed on which circuit board 103.

結合參考第2圖和第3圖,例如,第一個LED燈102用以顯示 第二轉接板202的一電路板級電源信號狀態。第二個LED燈102用以顯示第一轉接板201的一電路板級電源信號狀態。第三個LED燈102用以顯示主機板204的一電路板級電源信號狀態。第四個LED燈102用以顯示第主轉接板203的一電路板級電源信號狀態。所述複雜可程式設計邏輯模組101採集所述伺服器100中每一個被監測的電路板103(包括所述第一轉接板201、第二轉接板202、第三轉接板203和主機板204)之電路端電源信號狀態,並且將至少一個電路端的電源信號狀態進行一邏輯運算,以形成每一電路板103的一電路板級電源信號狀態。所述複雜可編輯邏輯模組判斷所述電路板103的一電路板級電源信號狀態,並且每一所述LED燈102分別以點亮/熄滅的方式表示對應之每一電路板103的一第一電路板級電源信號狀態。當維修人員發現第三個LED燈102熄滅時,可以立即判斷出主機板204發生故障,意即掉電。於是透過複雜可程式設計邏輯模組101切換至主機板204,獲取主機板204的多個電路端電源信號狀態。 Referring to Figures 2 and 3, for example, the first LED light 102 is used to display A board level power signal state of the second riser board 202. The second LED lamp 102 is used to display a board level power signal state of the first riser board 201. The third LED lamp 102 is used to display a board level power signal status of the motherboard 204. The fourth LED lamp 102 is used to display a board level power signal state of the main converter board 203. The complex programmable logic module 101 collects each monitored circuit board 103 of the server 100 (including the first riser board 201, the second riser board 202, the third riser board 203, and The circuit-side power signal state of the motherboard 204) and a logic signal state of at least one of the circuit terminals are logically operated to form a board-level power signal state of each of the circuit boards 103. The complex editable logic module determines a board level power signal state of the circuit board 103, and each of the LED lights 102 respectively indicates a corresponding one of each circuit board 103 in a lighted/off manner. A board-level power signal state. When the maintenance personnel finds that the third LED lamp 102 is turned off, it can immediately judge that the motherboard 204 is malfunctioning, that is, power is lost. Then, the complex programmable logic module 101 is switched to the motherboard 204 to obtain the state of the plurality of circuit end power signals of the motherboard 204.

此時,第一個LED燈102對應顯示主機板204的輸出電壓為 +12V的第一電路,第二個LED燈102對應顯示主機板204的輸出電壓為+5V的第二電路,第三個LED燈102對應顯示主機板204的輸出電壓為+3.3V的第三電路,第四個LED燈102對應顯示主機板204的輸出電壓為+1.5V的第四電路。當發現第四個LED燈102熄滅,則表示主機板204的輸出電壓為+1.5V的第四電路發生故障。需注意的是,本發明的一實施例僅是為了說明主機板204的第四電路發生故障時,所述複雜可程式設計邏輯模組101及對應LED 燈102的情況,其他電路板103發生故障時,所述複雜可程式設計邏輯模組101及對應LED燈102的情況類似,在此不再贅述。 At this time, the output voltage of the first LED lamp 102 corresponding to the display motherboard 204 is The first circuit of +12V, the second LED lamp 102 corresponds to the second circuit showing that the output voltage of the motherboard 204 is +5V, and the third LED lamp 102 corresponds to the third output voltage of the motherboard 204 is +3.3V. The fourth LED lamp 102 corresponds to a fourth circuit that displays an output voltage of the motherboard 204 of +1.5V. When the fourth LED lamp 102 is found to be extinguished, the fourth circuit indicating that the output voltage of the motherboard 204 is +1.5 V has failed. It should be noted that an embodiment of the present invention is only for explaining that the fourth circuit of the motherboard 204 is faulty, the complex programmable logic module 101 and corresponding LEDs. In the case of the lamp 102, when the other circuit boards 103 are faulty, the complex programmable logic module 101 and the corresponding LED lamp 102 are similar, and are not described herein again.

當所述複雜可程式設計邏輯模組101判斷出一第二目標電 路板的所述第一電路端電源信號狀態為異常時,所述第二目標電路板為異常電路板。需注意的是,所述第二目標電路板為上述的電路板103。透過設置在通過所述多個電路板103其中之一的一第一跳線(圖中未示)切換至所述第二目標電路板,所述複雜可程式設計邏輯模組101獲取所述第二目標電路板的所述至少一電路端電源信號狀態,並將所述至少一電路端電源信號狀態進行一第三邏輯運算,形成一第二電路端電源信號狀態。所述複雜可程式設計邏輯模組101判斷所述第二電路端電源信號狀態,每一所述LED燈102切換顯示對應所述第二目標電路板的所述第二電路端電源信號狀態,即每一所述LED燈102從顯示每一個電路板103的正常運行(即供電中)或發生故障(即掉電)狀態切換至僅顯示所述第二目標電路板中的所述第二電路端電源信號狀態。於是可以判斷出具體所述異常電路板的哪一電路發生故障。 When the complex programmable logic module 101 determines a second target When the state of the first circuit end power signal of the road board is abnormal, the second target circuit board is an abnormal circuit board. It should be noted that the second target circuit board is the above-mentioned circuit board 103. The complex programmable logic module 101 acquires the first target circuit board by switching to a first target circuit board (not shown) passing through one of the plurality of circuit boards 103 And the at least one circuit end power supply signal state of the two target circuit boards, and performing a third logic operation on the at least one circuit end power supply signal state to form a second circuit end power supply signal state. The complex programmable logic module 101 determines the state of the second circuit end power signal, and each of the LED lights 102 switches to display the state of the second circuit end power signal corresponding to the second target circuit board, that is, Each of the LED lamps 102 switches from displaying a normal operation (ie, in power supply) or a failure (ie, power down) state of each of the circuit boards 103 to displaying only the second circuit terminals in the second target circuit board. Power signal status. Then, it can be determined which circuit of the abnormal circuit board is faulty.

又例如,結合參考第2圖和第3圖,第一個LED燈102用以顯 示第二轉接板202的一電路板級電源信號狀態。第二個LED燈102用以顯示第一轉接板201的一電路板級電源信號狀態。第三個LED燈102用以顯示主機板204的一電路板級電源信號狀態。第四個LED燈102用以顯示第三轉接板203的一電路板級電源信號狀態。所述複雜可程式設計邏輯模組101採集所述伺服器100中的每一被監測的電路板103(包括所述第一轉接板201、第二轉接板202、主機板204和第三轉接板203)之電路端電源信號狀態,並且 將至少一個電路端電源信號狀態進行一邏輯運算,形成每一電路板103的一電路板級電源信號狀態,所述複雜可編輯邏輯模組判斷所述電路板103的一電路板級電源信號狀態,並且每一所述LED燈102分別以點亮/熄滅方式表示對應之每一電路板103的一第一電路板級電源信號狀態。 For another example, referring to FIG. 2 and FIG. 3, the first LED lamp 102 is used for display. A board level power signal state of the second riser board 202 is shown. The second LED lamp 102 is used to display a board level power signal state of the first riser board 201. The third LED lamp 102 is used to display a board level power signal status of the motherboard 204. The fourth LED lamp 102 is used to display a board level power signal state of the third riser board 203. The complex programmable logic module 101 collects each monitored circuit board 103 in the server 100 (including the first riser board 201, the second riser board 202, the motherboard board 204, and the third The power supply signal state of the circuit end of the adapter board 203), and Performing a logic operation on at least one circuit end power signal state to form a board level power signal state of each circuit board 103, the complex editable logic module determining a board level power signal state of the circuit board 103 And each of the LED lamps 102 respectively indicates a first board-level power signal state of each of the corresponding circuit boards 103 in a lighting/extinguishing manner.

當維修人員發現第四個LED燈102點熄滅時,可以立即判斷 出第三轉接板203發生故障,意即掉電。接著,維修人員通過第一轉接板201、第二轉接板202、第三轉接轉203和主機板204中的其中一個電路板103(此處為主機板204)上的跳線切換至第三轉接板203,並且獲取第三轉接板203的多個電路端電源信號狀態,其中跳線方式可以是以垂直方式相連兩個需求點的金屬連接線,或是以水平方式相連兩個需求點的金屬連接線,且具體跳線方式不限於此,只需根據實際情況而定。此時,第一個LED燈102對應顯示第三轉接板203的輸出電流為7.6A的第一電路,第二個LED燈102對應顯示第三轉接板203的輸出電流為6.0A的第二電路,第三個LED燈102對應顯示第三轉接板203的輸出電流為5.0A的第三電路,第四個LED燈102對應顯示第三轉接板203的輸出電流為1.0A的第四電路。當發現第二個LED燈102熄滅,則表示第三轉接板203的輸出電流為6.0A的第二電路發生故障。需注意的是,本發明的一實施例僅是為了說明第三轉接板203的第二電路發生故障時,所述複雜可程式設計邏輯模組101及對應LED燈102的情況,其他電路板103發生故障時的情況類似,在此不再贅述。 When the maintenance personnel finds that the fourth LED light 102 is off, it can be judged immediately. The third adapter board 203 fails, which means that the power is turned off. Then, the maintenance personnel switch to the jumper on one of the first transfer board 201, the second transfer board 202, the third transfer turn 203, and the motherboard board 102 (here, the motherboard 204) to The third adapter plate 203 is configured to acquire a plurality of circuit end power signal states of the third riser board 203, wherein the jumper mode may be a metal connection line connecting two demand points in a vertical manner, or two connected in a horizontal manner. The metal connection line of the demand point, and the specific jumper method is not limited to this, only according to the actual situation. At this time, the first LED lamp 102 corresponds to the first circuit that displays the output current of the third interposer 203 is 7.6A, and the second LED lamp 102 corresponds to the output current of the third interposer 203 that is 6.0A. In the second circuit, the third LED lamp 102 corresponds to a third circuit that outputs an output current of the third interposer 203 of 5.0A, and the fourth LED lamp 102 corresponds to the output current of the third interposer 203 that is 1.0A. Four circuits. When the second LED lamp 102 is found to be off, the second circuit indicating that the output current of the third riser board 203 is 6.0A has failed. It should be noted that an embodiment of the present invention is only for explaining the case where the second circuit of the third riser board 203 fails, the complex programmable logic module 101 and the corresponding LED lamp 102, and other circuit boards. The situation when the fault occurs in 103 is similar, and will not be described here.

由上述內容可知,當判斷出每一所述電路板103的所述第一 電路端電源信號狀態為異常時,所述電路板103為異常電路板,可以透過以下兩種方式:一種是軟體方式(即CPLD切換)、一種是物理方式(即Jumper 跳線切換)切換至異常電路板,並且每一LED燈102顯示對應電路板103的電路端電源信號狀態。 It can be seen from the above that when the first of each of the circuit boards 103 is determined When the state of the power signal of the circuit end is abnormal, the circuit board 103 is an abnormal circuit board, and can be transmitted in two ways: one is a software mode (ie, CPLD switching), and the other is a physical mode (ie, Jumper). The jumper switch) switches to the abnormal circuit board, and each LED lamp 102 displays the state of the circuit side power signal of the corresponding circuit board 103.

本發明的另一目的,還提供一種伺服器100。在本發明的另 一實施例中,所述伺服器100包括多個電路板103;多個LED燈102;一複雜可程式設計邏輯模組101,耦接至所述多個電路板103及所述多個LED燈102,用以獲取每一所述電路板103的至少一電路端電源信號狀態,將所述伺服器100中多個電路板103分成為多個分組,所述複雜可程式設計邏輯模組101獲取每一分組的所述多個電路板103之所述至少一電路端電源信號狀態,進行一第四邏輯運算(所述第四邏輯運算與上文所述的第一邏輯運算作用相同,即邏輯與運算),以形成一電路板組別級電源信號狀態,所述多個LED燈102分別顯示對應的多個分組之所述電路板組別級電源信號狀態。 Another object of the present invention is to provide a server 100. Another in the present invention In one embodiment, the server 100 includes a plurality of circuit boards 103; a plurality of LED lights 102; a complex programmable logic module 101 coupled to the plurality of circuit boards 103 and the plurality of LED lights 102. The at least one circuit end power signal state of each of the circuit boards 103 is obtained, and the plurality of circuit boards 103 in the server 100 are divided into a plurality of groups, and the complex programmable logic module 101 obtains Performing a fourth logic operation on the at least one circuit end power signal state of the plurality of circuit boards 103 of each group (the fourth logic operation is the same as the first logic operation described above, that is, logic And computing) to form a board group level power signal state, the plurality of LED lights 102 respectively displaying the board group level power signal states of the corresponding plurality of groups.

當所述複雜可程式設計邏輯模組101判斷一第一目標分組 的所述電路板組別級電源信號狀態為異常時,所述第一目標分組為異常電路板分組。透過所述複雜可程式設計邏輯模組101或所述多個電路板其中之一的一第二跳線切換至所述第一目標分組的每一電路板,所述複雜可程式設計邏輯模組101獲取所述第一目標分組之每一目標電路板的所述至少一電路端電源信號狀態,並進行一第五邏輯運算,形成一第二電路板級電源信號狀態,同時,所述多個LED燈102切換顯示對應每一所述電路板的所述第二電路板級電源信號狀態。其中,所述第一目標分組為電路板組別級的分組,第二電路板級電源信號狀態為電路板級的電源信號狀態。 When the complex programmable logic module 101 determines a first target grouping When the state of the circuit board group-level power supply signal is abnormal, the first target grouping is an abnormal board grouping. Switching to the second target jumper of the complex programmable logic module 101 or one of the plurality of circuit boards to each of the first target groupings, the complex programmable logic module Obtaining, by the fifth logic operation, a state of the at least one circuit end power signal of each target circuit board of the first target group, and forming a second circuit board level power signal state, and simultaneously The LED lamp 102 switches to display the state of the second board level power signal corresponding to each of the boards. The first target group is a packet at a board group level, and the second board level power signal state is a board level power signal state.

當所述複雜可程式設計邏輯模組101判斷一第三目標電路 板的所述第二電路板級電源信號狀態為異常時,所述第三目標電路板為異 常電路板。透過所述複雜可程式設計邏輯模組101或所述多個電路板103其中之一的一第三跳線切換至所述第三目標電路板的每一電路,所述複雜可程式設計邏輯模組101獲取所述第三目標電路板之所述至少一電路端電源信號狀態,並進行一第六邏輯運算,形成一第三電路端電源信號狀態,同時,所述多個LED燈102切換顯示對應每一所述電路的所述第三電路端電源信號狀態。上述第五邏輯運算和第六邏輯運算與上文所述的第一邏輯運算作用相同,即邏輯與運算。 When the complex programmable logic module 101 determines a third target circuit When the state of the second board-level power signal of the board is abnormal, the third target board is different Common circuit board. The complex programmable logic module is switched to each of the circuits of the third target circuit board by the third programmable jumper of the complex programmable logic module 101 or one of the plurality of circuit boards 103 The group 101 acquires the state of the at least one circuit end power signal of the third target circuit board, and performs a sixth logic operation to form a third circuit end power signal state, and at the same time, the plurality of LED lights 102 switch display Corresponding to the third circuit end power signal state of each of the circuits. The fifth logical operation and the sixth logical operation described above are the same as the first logical operation described above, that is, a logical AND operation.

在本實施例中,一伺服器100的電路板103的數量為十六 個,LED燈102的數量只有四個。為了能夠檢測所有十六個電路板103的狀態,首先將十六個電路板均分成四個分組。其次,所述複雜可程式設計邏輯模組101獲取每一分組之所述多個電路板的所述至少一電路端電源信號狀態,並進行一第四邏輯運算,形成一電路板組別級電源信號狀態,所述多個LED燈分別顯示對應之多個分組的所述電路板組別級電源信號狀態。 其中,第一個LED燈102顯示對應分組(第一個電路板至第四個電路板)的電路板組別級電源信號狀態,第二個LED燈102顯示對應分組(第五個電路板至第八個電路板)的電路板組別級電源信號狀態,第三個LED燈102顯示對應分組(第九個電路板至第十二個電路板)的電路板組別級電源信號狀態,第四個LED燈102顯示對應分組(第十三個電路板至第十六個電路板)的所述電路板組別級電源信號狀態。 In this embodiment, the number of the circuit boards 103 of a server 100 is sixteen. The number of LED lights 102 is only four. In order to be able to detect the state of all sixteen boards 103, sixteen boards are first divided into four groups. Next, the complex programmable logic module 101 acquires the state of the at least one circuit end power signal of the plurality of circuit boards of each group, and performs a fourth logic operation to form a circuit board group level power supply. In the signal state, the plurality of LED lights respectively display the board group level power signal states of the corresponding plurality of groups. Wherein, the first LED lamp 102 displays the board group level power signal status of the corresponding group (the first board to the fourth board), and the second LED 102 displays the corresponding group (the fifth board to The eighth board) the board group level power signal status, and the third LED 102 displays the board group level power signal status of the corresponding group (the ninth board to the twelfth board), The four LED lights 102 display the board group level power signal status for the corresponding group (thirteenth to sixteenth boards).

接著,當所述複雜可程式設計邏輯模組101判斷出第四個 LED燈102所顯示之對應分組(第十三個電路板至第十六個電路板)的所述電路板組別級電源信號狀態為異常時,透過所述複雜可程式設計邏輯模組 101或所述多個電路板其中之一的一第二跳線切換至所述第四個LED燈102所顯示的對應分組的每一電路板(即第十三個電路板至第十六個電路板),所述複雜可程式設計邏輯模組101獲取所述第四個LED燈102所顯示的對應分組之每一目標電路板的所述至少一電路端電源信號狀態,並進行一第五邏輯運算,形成一第二電路板級電源信號狀態,同時,所述多個LED燈102切換顯示對應每一所述電路板的所述第二電路板級電源信號狀態。然後,當所述複雜可程式設計邏輯模組101判斷所述第十六個電路板的所述第二電路板級電源信號狀態為異常時,所述第十六個電路板為異常電路板。 Then, when the complex programmable logic module 101 determines the fourth The complex programmable logic module is transmitted through the complex programmable logic module when the status of the circuit board group level power signal of the corresponding group (the thirteenth circuit board to the sixteenth circuit board) displayed by the LED lamp 102 is abnormal. 101 or a second jumper of one of the plurality of circuit boards is switched to each of the corresponding groups of the fourth LED light 102 (ie, the thirteenth circuit board to the sixteenth a circuit board), the complex programmable logic module 101 acquires the state of the at least one circuit end power signal of each target circuit board of the corresponding group of the fourth LED lamp 102, and performs a fifth The logic operation forms a second board-level power signal state, and at the same time, the plurality of LED lamps 102 switch to display the state of the second board-level power signal corresponding to each of the boards. Then, when the complex programmable logic module 101 determines that the second board-level power signal state of the sixteenth circuit board is abnormal, the sixteenth circuit board is an abnormal circuit board.

通過所述複雜可程式設計邏輯模組101或所述多個電路板 其中之一的一第三跳線切換至所述第十六個電路板的每一電路。由於第十六個電路板包括多個電源信號(+12V、+5V、+3.3V、+1.1V),因此根據實際情況,將多個電源信號分為四個分組。所述複雜可程式設計邏輯模組101獲取所述第十六個電路板的所述至少一電路端電源信號狀態,並進行一第六邏輯運算,形成一第三電路端電源信號狀態,同時,所述多個LED燈102切換顯示對應每一所述電路的所述第三電路端電源信號狀態。若發現與輸出+5V的電路的電源信號狀態相對應的LED燈102熄滅時,則確定所述第十六個電路板的輸出+5V的電路發生故障。其他電路板103的電路是否有故障的檢測方式與上述第十六個電路板的輸出+5V的電路發生故障的檢測方式相同,故在此不再贅述。 Passing the complex programmable logic module 101 or the plurality of boards A third jumper of one of the switches is switched to each of the sixteenth circuit boards. Since the sixteenth circuit board includes a plurality of power signals (+12V, +5V, +3.3V, +1.1V), the plurality of power signals are divided into four groups according to actual conditions. The complex programmable logic module 101 acquires the state of the at least one circuit end power signal of the sixteenth circuit board, and performs a sixth logic operation to form a third circuit end power signal state. The plurality of LED lamps 102 switch to display the state of the third circuit end power signal corresponding to each of the circuits. If it is found that the LED lamp 102 corresponding to the power signal state of the circuit outputting +5 V is turned off, it is determined that the circuit of the sixteenth circuit board output +5 V has failed. The detection method of whether the circuit of the other circuit board 103 is faulty is the same as the detection method of the failure of the output of the sixteenth circuit board of the above-mentioned six-fifth circuit board, and therefore will not be described herein.

在本實施例中,所述多個LED燈102的頻率為1HZ。然而LED 燈102的頻率並非用以限定本發明。在其他實施例中,所述LED燈102的頻率也可以是1.5HZ或其他頻率。 In this embodiment, the plurality of LED lamps 102 have a frequency of 1 Hz. However LED The frequency of the lamp 102 is not intended to limit the invention. In other embodiments, the frequency of the LED lamp 102 can also be 1.5 Hz or other frequencies.

參考第2圖和第3圖,所述伺服器100包括一機架210、多個 硬碟背板205、多個硬碟(圖中未示)、一第一轉接板201、一第二轉接板202、至少一主機板204和至少一第三轉接板203,參考第2圖和第3圖。其中,第一轉接板201可以被稱為中平面(MID Plane),第二轉接板202可以被稱為載板(Interposer Board),第三轉接板203可以被稱為插接板(Docking Board),至少一主機板204可以被稱為MLB(Main Logical Board),硬碟背板205可以被稱為HDD BP(Hard Disk Drive Back Plane)。 Referring to FIG. 2 and FIG. 3, the server 100 includes a rack 210 and a plurality of a hard disk backplane 205, a plurality of hard disks (not shown), a first adapter plate 201, a second adapter plate 202, at least one motherboard 204, and at least a third adapter plate 203, 2 and 3. The first interposer board 201 may be referred to as a midplane (MID Plane), the second interposer board 202 may be referred to as an interposer board, and the third interposer board 203 may be referred to as a patch panel ( Docking Board), at least one motherboard 204 may be referred to as an MLB (Main Logical Board), and the hard disk backplane 205 may be referred to as a HDD BP (Hard Disk Drive Back Plane).

所述多個硬碟背板205設置在所述機架210中。所述多個硬 碟(圖中未示)分為多組,且設置在所述機架210,每一所述硬碟分別電性連接至所述多個硬碟背板205其中之一的硬碟背板。所述第一轉接板201,固定設置在所述機架210上,且電性連接所述多個硬碟背板205,用於轉接資料信號和控制信號。所述第二轉接板202,豎立設置在所述第一轉接板201上,且所述第二轉接板202電性連接至所述第一轉接板201。所述至少一主機板204,設置在所述機架210內,且電性連接至所述第一轉接板201,用於處理資料信號和控制信號,並且控制輸入和輸出。所述至少一主機板204的數量可以為兩個,或其他數量,不限於此。所述至少一第三轉接板203,分別與每一所述主機板204線纜連接,用於轉接資料信號和控制信號。 The plurality of hard disk backplanes 205 are disposed in the chassis 210. The plurality of hard The discs (not shown) are divided into a plurality of groups and are disposed in the rack 210. Each of the hard disks is electrically connected to a hard disk backplane of one of the plurality of hard disk backplanes 205. The first adapter board 201 is fixedly disposed on the chassis 210 and electrically connected to the plurality of hard disk backplanes 205 for transferring data signals and control signals. The second riser board 202 is erected on the first riser board 201, and the second riser board 202 is electrically connected to the first riser board 201. The at least one motherboard 204 is disposed in the rack 210 and electrically connected to the first riser board 201 for processing data signals and control signals, and controlling input and output. The number of the at least one motherboard 204 may be two, or other numbers, and is not limited thereto. The at least one third adapter board 203 is respectively connected to each of the motherboards 204 for connecting data signals and control signals.

此外,在每一主機板204上設置有擴充卡(Riser Card)206, 用於擴展快捷外設互聯標準(PCI-E)卡。所述第三轉接板203通過線纜與面板背板207連接,所述面板背板207用於開啟所述伺服器100,以及通過所述多個LED燈102顯示所監測的多個電路板103(例如,第一轉接板201、第二轉接板202、主機板204及第三轉接板203等)的所述第一電路級電源信號 狀態。 In addition, an expansion card 206 is disposed on each of the motherboards 204. Used to extend the Fast Peripheral Interconnect Standard (PCI-E) card. The third adapter plate 203 is connected to the panel back plate 207 by a cable, the panel back plate 207 is used to open the server 100, and the monitored plurality of circuit boards are displayed by the plurality of LED lamps 102. The first circuit level power signal of 103 (eg, first riser board 201, second riser board 202, motherboard 204 and third riser board 203, etc.) status.

此外,所述伺服器100還包括風扇模組209,所述風扇模組 209設置在機架210中,且位於所述第一轉接板201上。所述風扇模組209用以對所述伺服器100中的各元件進行散熱。在本發明的一實施例中,在所述風扇模組209內設有一散熱感應控制板208,其通過一連接器(圖中未示)與所述第一轉接板201相連,設置在散熱感應控制板208上的散熱感應控制器(圖中未示)用以對散熱進行監控和控制。 In addition, the server 100 further includes a fan module 209, the fan module The 209 is disposed in the rack 210 and located on the first riser board 201. The fan module 209 is configured to dissipate heat from each component in the server 100. In an embodiment of the present invention, a heat dissipation sensing board 208 is disposed in the fan module 209, and is connected to the first adapter board 201 through a connector (not shown). A heat dissipation sensing controller (not shown) on the inductive control board 208 is used to monitor and control the heat dissipation.

所述複雜可程式設計邏輯模組101設置在第一轉接板201 上,並且分別與一第一轉接板201、一第二轉接板202、兩個主機板204和兩個第三轉接板203電性連接,用於分別採集一個第一轉接板201、一個第二轉接板202、兩個第三轉接板203和兩個主機板204的至少一電路端電源信號狀態,並且將電路端電源信號狀態進行一邏輯運算,形成第一轉接板201、第二轉接板202、第三轉接板203和主機板204的一電路板級電源信號狀態。 六個LED燈102分別用於顯示一個第一轉接板201,一個第二轉接板202、兩個第三轉接板203和兩個主機板204的所述第一電路板級電源信號狀態。當上述第一轉接板201、第二轉接板202、第三轉接板203和主機板204的所述第一電路板級電源信號狀態為正常時,上述第一轉接板201、第二轉接板202、第三轉接板203和主機板204相對應的LED燈102呈點亮狀態;相反的,當某一電路板103發生故障而引起所述第一電路板級電源信號狀態為異常時,所述故障電路板相對應的LED燈102呈熄滅狀態。因此,維護人員能夠通過LED燈102的點亮/熄滅狀態以判斷出具體哪一個電路板103發生故障,以便於維護人員對故障電路板的電路進一步故障排查。 The complex programmable logic module 101 is disposed on the first riser board 201 And electrically connected to a first adapter board 201, a second adapter board 202, two motherboards 204, and two third adapter boards 203, respectively, for respectively collecting a first adapter board 201 a second adapter board 202, two third adapter boards 203, and at least one circuit end power supply signal state of the two motherboards 204, and performing a logic operation on the circuit power supply signal state to form a first adapter board 201. A board-level power signal state of the second riser board 202, the third riser board 203, and the motherboard 204. The six LED lights 102 are respectively used to display the first circuit board level power signal status of a first riser board 201, a second riser board 202, two third riser boards 203, and two motherboard boards 204. . When the first circuit board level power signal state of the first interposer 201, the second interposer 202, the third interposer 203, and the motherboard 204 is normal, the first interposer 201, the first The LED board 102 corresponding to the second interposer 202, the third interposer 203 and the main board 204 is in a lighting state; conversely, when a certain circuit board 103 fails, the first board level power signal state is caused. When it is abnormal, the LED lamp 102 corresponding to the faulty circuit board is in an extinguished state. Therefore, the maintenance personnel can determine which circuit board 103 is faulty by the lighting/extinguiding state of the LED lamp 102, so that the maintenance personnel can further troubleshoot the circuit of the faulty circuit board.

在本實施例中,第一個LED燈102用以顯示第一轉接板201 的一第一電路板級電源信號狀態;第二個LED燈102用以顯示一第二轉接板202的一第一電路板級電源信號狀態;第三個LED燈102用以顯示第三轉接板203的一第一電路板級電源信號狀態;第四個LED燈102用以顯示第三轉接板203的另一第一電路板級電源信號狀態;第五個LED燈102用以顯示一主機板204的一第一電路板級電源信號狀態;第六個LED燈102用以顯示另一主機板204的一第一電路板級電源信號狀態。 In this embodiment, the first LED lamp 102 is used to display the first adapter plate 201. a first board-level power signal state; a second LED lamp 102 for displaying a first board-level power signal state of a second riser board 202; and a third LED lamp 102 for displaying a third turn a first board-level power signal state of the board 203; a fourth LED lamp 102 for displaying another first board-level power signal state of the third riser board 203; and a fifth LED lamp 102 for displaying A first board level power signal state of a motherboard 204; a sixth LED lamp 102 is used to display a first board level power signal state of the other motherboard 204.

參考第1圖~第3圖所示,所述複雜可程式設計邏輯模組101 採集所述伺服器100中的每一被監測的電路板103(包括所述第一轉接板201、第二轉接板202、兩個主機板204和兩個第三轉接板203)之至少一個電路端電源信號狀態,並且將至少一個電路端電源信號狀態進行一第一邏輯運算,以形成每一電路板103的一第一電路板級電源信號狀態,所述複雜可編輯邏輯模組判斷所述電路板103的所述第一電路板級電源信號狀態,並且每一所述LED燈102分別以點亮/熄滅方式表示對應之每一電路板103的所述第一電路板級電源信號狀態。例如,當維修人員發現第三個LED燈102熄滅時,可以立即判斷出第三轉接板203掉電,即發生故障,於是可以進一步對第三轉接板203進行故障排查。需注意的是,本發明的一實施例僅是為了說明第三轉接板203發生故障時,所述複雜可程式設計邏輯模組101及對應LED燈102的情況。其他主機板發生故障時,所述複雜可程式設計邏輯模組101及相對應LED燈102的情況類似,不再贅述。 Referring to Figures 1 to 3, the complex programmable logic module 101 Collecting each monitored circuit board 103 in the server 100 (including the first riser board 201, the second riser board 202, the two motherboards 204, and the two third riser boards 203) At least one circuit-side power signal state, and performing a first logic operation on the at least one circuit-side power signal state to form a first board-level power signal state of each circuit board 103, the complex editable logic module Determining the first board level power signal state of the circuit board 103, and each of the LED lights 102 respectively indicates the first board level power supply of each corresponding circuit board 103 in a lighting/extinguishing manner Signal status. For example, when the maintenance personnel finds that the third LED lamp 102 is turned off, it can be immediately determined that the third adapter board 203 is powered down, that is, a fault occurs, and then the third adapter board 203 can be further trouble-checked. It should be noted that an embodiment of the present invention is only for explaining the situation of the complex programmable logic module 101 and the corresponding LED lamp 102 when the third adapter board 203 fails. When the other motherboard fails, the complex programmable logic module 101 and the corresponding LED lamp 102 are similar, and will not be described again.

當判斷出第三轉接板203發生故障後,再透過設置在主機板 204上的第一跳線切換,使得所述多個LED燈102從分別顯示每一被監測的 電路板103之所述第一電路板級電源信號狀態切換至第三轉接板203。所述複雜可程式設計邏輯模組獲取第三轉接板203的多個電路端電源信號狀態(若第三轉接板203共有三個電源,分別為5伏、3.3伏和1.5伏),其中上述第一跳線方式是以垂直方式相連兩個需求點的金屬連接線而進行跳線。此時,第一個LED燈102對應顯示第三轉接板203的輸出電壓為5伏的第一電路,第二個LED燈102對應顯示第三轉接板203的輸出電壓為3.3伏的第二電路,第三個LED燈102對應顯示第三轉接板203的輸出電壓為1.5伏的第三電路。當發現第二個LED燈102熄滅,則表示第三轉接板的輸出電壓為3.3伏的第二電路發生故障,進而維護人員能夠對發生故障的電路進行深入檢查,以準確地定位出發生故障的原因。因此,能夠提升排查故障工作的效率,同時也減少排查故障時間以及相關費用。 When it is determined that the third adapter board 203 has failed, the transmission is set on the motherboard. The first jumper switch on 204 causes the plurality of LED lights 102 to display each monitored from The first board level power signal state of the circuit board 103 is switched to the third riser board 203. The complex programmable logic module acquires a plurality of circuit end power signal states of the third riser board 203 (if the third riser board 203 has three power sources, respectively 5 volts, 3.3 volts, and 1.5 volts), wherein The first jumper method is a jumper that connects metal connection lines of two demand points in a vertical manner. At this time, the first LED lamp 102 corresponds to the first circuit that displays the output voltage of the third interposer 203 of 5 volts, and the second LED lamp 102 corresponds to the output voltage of the third interposer 203 of 3.3 volts. In the second circuit, the third LED lamp 102 corresponds to a third circuit that displays an output voltage of the third riser board 203 of 1.5 volts. When the second LED lamp 102 is found to be extinguished, the second circuit of the third adapter board having an output voltage of 3.3 volts is faulty, and the maintenance personnel can perform an in-depth inspection of the faulty circuit to accurately locate the fault. s reason. As a result, the efficiency of troubleshooting work can be improved, while troubleshooting time and associated costs are also reduced.

此外,在不脫離本發明原理之情況下,可以選擇主要的電 路板混合主要的電路端,通過CPLD運算與判斷,並用耦接CPLD的LED燈分別顯示故障之電路板與電路端,進而快速檢測出故障的位置。 In addition, the main electrical power can be selected without departing from the principles of the invention. The main circuit end of the circuit board is mixed, and the circuit board and the circuit end of the fault are respectively displayed by the LED lamp coupled with the CPLD, and the faulty position is quickly detected.

第4圖為本發明所述伺服器檢測方法之一實施例的實施步 驟流程圖。如第4圖所示,伺服器檢測方法,採用本發明上述任一實施例的伺服器,包括以下步驟:步驟S410、透過所述伺服器中一電路板的複雜可程式設計邏輯模組獲取所述伺服器之每一所述電路板的至少一電路端電源信號狀態,並將所述至少一電路端電源信號狀態進行一第七邏輯運算,形成一第三電路板級電源信號狀態;步驟S420、多個LED燈耦接至所述複雜可程式設計邏輯模組,並且根據所述複雜可程式設計邏輯模組判斷之所述第三電路板級電源信號狀態,以分別顯示對應所述伺服器多個電路板之每 一所述電路板的所述第三電路板級電源信號狀態。 4 is an implementation step of an embodiment of a server detection method according to the present invention Flow chart. As shown in FIG. 4, the server detecting method, using the server of any of the above embodiments of the present invention, includes the following steps: Step S410: acquiring a complex programmable logic module through a board in the server Determining at least one circuit end power signal state of each of the circuit boards of the server, and performing a seventh logic operation on the at least one circuit end power signal state to form a third circuit board level power signal state; step S420 And a plurality of LED lights coupled to the complex programmable logic module, and determining, according to the complex programmable logic module, the third circuit board power signal state to respectively display the corresponding server Multiple boards The third board level power signal state of the circuit board.

以下將對上述步驟並結合第1圖~第3圖進一步加以說明。 The above steps will be further described in conjunction with Figs. 1 to 3 together.

步驟S410:透過所述伺服器中一電路板的複雜可程式設計 邏輯模組獲取所述伺服器之每一所述電路板的至少一電路端電源信號狀態,並將所述至少一電路端電源信號狀態進行一第七邏輯運算,形成一第三電路板級電源信號狀態。 Step S410: Through the complex programmable design of a circuit board in the server The logic module acquires at least one circuit end power signal state of each of the circuit boards of the server, and performs a seventh logic operation on the at least one circuit end power signal state to form a third circuit board level power supply. Signal status.

本發明不僅是對習知CPLD的硬體結構進行改進,以形成本 發明所述複雜可程式設計邏輯模組101,而且也利用所述複雜可程式設計邏輯模組的閑餘時間,對所述伺服器的各個電路板正常運行(即供電中)或發生故障(即掉電)進行監測。根據本發明的一實施例,所述複雜可程式設計邏輯模組101可安裝設置在第一轉接板201上。所述複雜可程式設計邏輯模組分別與設置在所述伺服器200中的多個電路板103(例如第一轉接板201、第二轉接板202、第三轉接板203和第一主機板204等)電性連接,用於採集每一所述電路板103的至少一電路端電源信號狀態。所述至少一電路端電源信號狀態可以為+12V、-12V、+5V、-5V、+3.3V、+1.5V、+1.1V等電壓信號,所述電路端電源信號也可以為7.6A、6.0A、5.0A、2.0A、1.0A、0.5A、0375A及01.A等電流信號。所述複雜可程式設計邏輯模組101將所述至少一電路端電源信號狀態進行一第七邏輯運算,以形成一第三電路板級電源信號狀態。於是,所述複雜可程式設計邏輯模組101判斷所述第三電路板級電源信號狀態。 The invention not only improves the hardware structure of the conventional CPLD, but also forms the present Inventing the complex programmable logic module 101, and also utilizing the spare time of the complex programmable logic module, normal operation (ie, power supply) or failure of each board of the server (ie, Power down) for monitoring. According to an embodiment of the invention, the complex programmable logic module 101 can be installed on the first riser board 201. The complex programmable logic modules are respectively associated with a plurality of circuit boards 103 disposed in the server 200 (eg, the first riser board 201, the second riser board 202, the third riser board 203, and the first The motherboard 204 and the like are electrically connected to collect at least one circuit end power signal state of each of the circuit boards 103. The at least one circuit end power signal state may be a voltage signal of +12V, -12V, +5V, -5V, +3.3V, +1.5V, +1.1V, and the circuit end power signal may also be 7.6A. Current signals such as 6.0A, 5.0A, 2.0A, 1.0A, 0.5A, 0375A, and 01.A. The complex programmable logic module 101 performs a seventh logic operation on the at least one circuit end power signal state to form a third board level power signal state. Thus, the complex programmable logic module 101 determines the state of the third board level power signal.

步驟S420:多個LED燈耦接至所述複雜可程式設計邏輯模 組,並根據所述複雜可程式設計邏輯模組判斷之所述第三電路板級電源信 號狀態,以分別顯示對應所述伺服器多個電路板之每一所述電路板的所述第三電路板級電源信號狀態。其中所述第三電路板級電源信號狀態為電路板級的電源信號狀態。 Step S420: coupling a plurality of LED lights to the complex programmable logic mode And determining, according to the complex programmable logic module, the third board level power letter a state of the third board-level power signal corresponding to each of the plurality of boards of the server. The third board-level power signal state is a board-level power signal state.

根據所述複雜可程式設計邏輯模組的判斷結果,多個LED 燈102顯示(如點亮/熄滅),以表示所述伺服器的每一所述電路板103為正常運行(即供電中)或發生故障(即掉電)狀態,進而告知維護人員具體哪一個電路板103發生故障(即掉電),以便於維護人員對故障電路板的硬體電路進一步排查。在步驟S420之後,可以進一步包括:步驟S430:當所述複雜可程式設計邏輯模組判斷出所述伺服器多個電路板的其中一第四目標電路板之所述第三電路板級電源信號狀態為異常後,所述第四目標電路板為異常電路板。 According to the judgment result of the complex programmable logic module, multiple LEDs The lamp 102 is displayed (eg, turned on/off) to indicate that each of the circuit boards 103 of the server is in a normal operation (ie, in power supply) or a faulty (ie, powered down) state, thereby informing the maintenance personnel which one The circuit board 103 is faulty (ie, powered down), so that maintenance personnel can further troubleshoot the hardware circuit of the faulty circuit board. After step S420, the method further includes: step S430: determining, by the complex programmable logic module, the third circuit board level power signal of one of the fourth target circuit boards of the plurality of circuit boards of the server After the state is abnormal, the fourth target circuit board is an abnormal circuit board.

步驟S440:通過所述複雜可程式設計邏輯模組切換或所述 多個電路板其中之一上的一第四跳線切換至所述第四目標電路板的所述至少一電路端電源信號狀態,並將所述至少一電路端電源信號狀態進行一第八邏輯運算,形成一第四電路端電源信號狀態。 Step S440: switching or speaking by the complex programmable logic module And switching a fourth jumper on one of the plurality of circuit boards to the at least one circuit end power signal state of the fourth target circuit board, and performing the eighth logic on the at least one circuit end power signal state The operation forms a fourth circuit end power signal state.

步驟S450:所述複雜可程式設計邏輯模組判斷所述第四電 路端電源信號狀態,所述多個LED燈切換顯示所述第四目標電路板的所述第四電路端電源信號狀態。 Step S450: the complex programmable logic module determines the fourth power The road end power signal state, the plurality of LED lights switch to display the fourth circuit end power signal state of the fourth target circuit board.

上述步驟S430至步驟S450表明:當所述複雜可程式設計邏 輯模組101判斷出多個電路板的其中一電路板有故障後,透過所述複雜可程式設計邏輯模組切換或所述多個電路板其中之一的一第四跳線切換至所述第四目標電路板的所述至少一電路端電源信號狀態,並且將所述至少一電 路端電源信號狀態進行一第八邏輯運算,形成一第四電路端電源信號狀態。所述複雜可程式設計邏輯模組判斷所述第四電路端電源信號狀態,所述LED燈102切換顯示所述第四目標電路板的所述第四電路端電源信號狀態。於是,維護人員能夠根據所述第四電路端電源信號狀態對應的LED燈102的點亮/熄滅狀態,進一步判斷出具體哪一個分支電路發生故障,進而使維護人員能夠對發生故障的分支電路的相關器件進行深入檢查,以準確地定位出發生故障的原因。因此,能夠提升排查故障工作的效率,同時也減少排查故障時間以及相關費用。 The above steps S430 to S450 indicate that when the complex programmable logic is After the module 101 determines that one of the plurality of circuit boards is faulty, switching to the complex programmable logic module or a fourth jumper of one of the plurality of circuit boards is switched to the The at least one circuit end power signal state of the fourth target circuit board, and the at least one The state of the power signal of the road end performs an eighth logic operation to form a state of the power signal of the fourth circuit end. The complex programmable logic module determines the state of the fourth circuit end power signal, and the LED lamp 102 switches to display the fourth circuit end power signal state of the fourth target circuit board. Therefore, the maintenance personnel can further determine which branch circuit is faulty according to the lighting/extinguiding state of the LED lamp 102 corresponding to the state of the fourth circuit end power supply signal, thereby enabling the maintenance personnel to perform the faulty branch circuit. The relevant device is inspected in depth to accurately locate the cause of the failure. As a result, the efficiency of troubleshooting work can be improved, while troubleshooting time and associated costs are also reduced.

第5圖為本發明所述電路板檢測方法之一實施例的實施步 驟流程圖。如第5圖所示,所述電路板檢測方法,採用本發明上述任一實施例的伺服器中多個電路板,包括以下步驟:步驟S510:通過耦接一複雜可程式設計邏輯模組獲取所述電路板的至少一電路端電源信號狀態,並將所述至少一電路端電源信號狀態進行一第九邏輯運算,形成一第五電路端電源信號狀態。步驟S520:所述複雜可程式設計邏輯模組判斷所述第五電路端電源信號狀態,多個LED燈耦接至所述複雜可程式設計邏輯模組,分別顯示對應所述電路板的一第五電路端電源信號狀態。 5 is an implementation step of an embodiment of a circuit board detecting method according to the present invention; Flow chart. As shown in FIG. 5, the circuit board detecting method adopts a plurality of circuit boards in the server of any of the above embodiments of the present invention, and includes the following steps: Step S510: acquiring by coupling a complex programmable logic module At least one circuit end power supply signal state of the circuit board, and performing a ninth logic operation on the at least one circuit end power supply signal state to form a fifth circuit end power supply signal state. Step S520: the complex programmable logic module determines the state of the power signal of the fifth circuit end, and the plurality of LED lights are coupled to the complex programmable logic module, respectively displaying a corresponding one of the circuit boards Five circuit side power signal status.

當維護人員收到一(異常)電路板時,需判斷所述電路板 的哪一分支電路發生故障,可以透過所述複雜可程式設計邏輯模組切換或所述多個電路板其中之一的一跳線切換至所述電路板之所述至少一電路端電源信號狀態。亦即,可以透過兩種方式:一種是軟體方式(即CPLD切換)、一種是物理方式(即Jumper跳線切換)進行切換至異常電路板。所述複雜可程式設計邏輯模組獲取所述電路板的至少一電路端電源信號狀態,並將 所述至少一電路端電源信號狀態進行一第九邏輯運算,形成一第五電路端電源信號狀態。所述複雜可程式設計邏輯模組判斷所述第五電路端電源信號狀態。每一所述LED燈切換顯示所述電路板中的所述第五電路端電源信號狀態。於是可以判斷出具體所述異常電路板的哪一個電路發生故障。 When the maintenance personnel receives an (abnormal) circuit board, it is necessary to judge the circuit board. Which branch circuit fails, and can be switched to the at least one circuit power signal state of the circuit board by switching the complex programmable logic module or a jumper of one of the plurality of circuit boards . That is, there are two ways: one is a software mode (ie, CPLD switching), and the other is a physical mode (ie, Jumper jumper switching) to switch to an abnormal circuit board. The complex programmable logic module acquires at least one circuit end power signal state of the circuit board, and The at least one circuit end power signal state performs a ninth logic operation to form a fifth circuit end power signal state. The complex programmable logic module determines a state of the power signal of the fifth circuit end. Each of the LED lights switches to display a state of the fifth circuit end power signal in the circuit board. Then, it can be determined which circuit of the abnormal circuit board is faulty.

以上所述僅是本發明的較佳實施例,應當指出,對於本技術領域具有通常知識者的,在不脫離本發明原理的前提下,還可以做出若干改進和潤飾,這些改進和潤飾也應視為本發明的保護範圍。 The above description is only a preferred embodiment of the present invention, and it should be noted that those skilled in the art can also make several improvements and refinements without departing from the principles of the present invention. It should be considered as the scope of protection of the present invention.

100‧‧‧伺服器 100‧‧‧Server

101‧‧‧複雜可程式設計邏輯模組 101‧‧‧Complex programmable logic module

102‧‧‧LED燈 102‧‧‧LED lights

103‧‧‧電路板 103‧‧‧Circuit board

Claims (7)

一種伺服器,其包含:多個電路板;多個LED燈;一複雜可程式設計邏輯模組,耦接至所述多個電路板及所述多個LED燈,用以獲取每一所述電路板的至少一電路端電源信號狀態,並將所述至少一電路端電源信號狀態進行一第一邏輯運算,以形成每一所述電路板的一第一電路板級電源信號狀態,其中所述複雜可程式設計邏輯模組判斷所述第一電路板級電源信號狀態,每一所述LED燈分別顯示對應的每一所述電路板之所述第一電路板級電源信號狀態,當所述複雜可程式設計邏輯模組判斷出一第一目標電路板的所述第一電路板級電源信號狀態為異常時,所述第一目標電路板為異常電路板;所述複雜可程式設計邏輯模組切換至所述第一目標電路板,並獲取所述第一目標電路板的所述至少一電路端電源信號狀態,並將所述至少一電路端電源信號狀態進行一第二邏輯運算,形成一第一電路端電源信號狀態;所述複雜可程式設計邏輯模組判斷所述第一電路端電源信號狀態,每一所述LED燈切換顯示對應所述第一目標電路板的所述第一電路端電源信號狀態。 A server comprising: a plurality of circuit boards; a plurality of LED lights; a complex programmable logic module coupled to the plurality of circuit boards and the plurality of LED lights for acquiring each of the At least one circuit end power supply signal state of the circuit board, and performing a first logic operation on the at least one circuit end power supply signal state to form a first circuit board level power supply signal state of each of the circuit boards, wherein The complex programmable logic module determines the state of the first circuit board level power signal, and each of the LED lights respectively displays a state of the first circuit board level power signal of each of the circuit boards. When the complex programmable logic module determines that the first board-level power signal state of a first target circuit board is abnormal, the first target circuit board is an abnormal circuit board; the complex programmable logic Switching the module to the first target circuit board, and acquiring the at least one circuit end power signal state of the first target circuit board, and performing the second logic of the at least one circuit end power signal state Computing, forming a first circuit end power signal state; the complex programmable logic module determining the first circuit end power signal state, each of the LED lights switching display corresponding to the first target circuit board The state of the first circuit end power signal. 如申請專利範圍第1項所述之伺服器,其中所述伺服器在加電自檢之前,所述多個LED燈顯示對應每一所述電路端電源信號狀態;所述伺服器在加電自檢的過程中,所述多個LED燈顯示對應至少一BIOS的代碼;所述伺服器在加電自檢之後,所述多個LED燈顯示對應每一所述電路端電源信號狀態或每一所述電路板級電源信號狀態。 The server of claim 1, wherein the plurality of LED lights display a state of a power signal corresponding to each of the circuit ends before the power-on self-test; the server is powered on. During the self-test, the plurality of LED lights display a code corresponding to at least one BIOS; after the power-on self-test, the plurality of LED lights display a status or a status corresponding to each of the circuit end power signals A board-level power signal state. 如申請專利範圍第1項所述之伺服器,其中當所述複雜可程式設計邏輯模組判斷出一第二目標電路板的所述第一電路板級電源信號狀態為異常時,所述第二目標電路板為異常電路板;透過所述多個電路板其中之一的一第一跳線切換至所述第二目標電路板,所述複雜可程式設計邏輯模組獲取所述第二目標電路板的所述至少一電路端電源信號狀態,並將所述至少一電路端電源信號狀態進行一第三邏輯運算,形成一第二電路端電源信號狀態;所述複雜可程式設計邏輯模組判斷所述第二電路端電源信號狀態,每一所述LED燈切換顯示對應所述第二目標電路板的所述第二電路端電源信號狀態。 The server of claim 1, wherein the complex programmable logic module determines that the state of the first board-level power signal of a second target circuit board is abnormal, The second target circuit board is an abnormal circuit board; the first jumper of one of the plurality of circuit boards is switched to the second target circuit board, and the complex programmable logic module acquires the second target The at least one circuit end power signal state of the circuit board, and performing a third logic operation on the at least one circuit end power signal state to form a second circuit end power signal state; the complex programmable logic module Determining the state of the second circuit end power signal, each of the LED lights switching to display a state of the second circuit end power signal corresponding to the second target circuit board. 如申請專利範圍第1項所述之伺服器,其中所述第一邏輯運算為邏輯與運算。 The server of claim 1, wherein the first logical operation is a logical AND operation. 一種伺服器,其包含: 多個電路板;多個LED燈;一複雜可程式設計邏輯模組,耦接至所述多個電路板及所述多個LED燈,用以獲取每一所述電路板的至少一電路端電源信號狀態,其中將所述伺服器中的所述多個電路板分為多個分組,所述複雜可程式設計邏輯模組獲取每一分組的所述多個電路板之所述至少一電路端電源信號狀態,並進行一第四邏輯運算,形成一電路板組別級電源信號狀態,所述多個LED燈分別顯示對應的多個分組之所述電路板組別級電源信號狀態,當所述複雜可程式設計邏輯模組判斷出一第一目標電路板的所述第一電路板級電源信號狀態為異常時,所述第一目標電路板為異常電路板;透過所述複雜可程式設計邏輯模組或所述多個電路板其中之一的一第二跳線切換至所述第一目標分組的每一電路板,所述複雜可程式設計邏輯模組獲取所述第一目標分組的每一電路板之所述至少一電路端電源信號狀態,並進行一第五邏輯運算,形成一第二電路板級電源信號狀態,同時,所述多個LED燈切換顯示對應每一所述電路板的所述第二電路板級電源信號狀態。 A server comprising: a plurality of circuit boards; a plurality of LED lights; a complex programmable logic module coupled to the plurality of circuit boards and the plurality of LED lights for acquiring at least one circuit end of each of the circuit boards a power signal state, wherein the plurality of boards in the server are divided into a plurality of packets, the complex programmable logic module acquiring the at least one circuit of the plurality of boards of each group Ending the power signal state, and performing a fourth logic operation to form a board group level power signal state, wherein the plurality of LED lights respectively display the state of the circuit board group level power signal of the corresponding plurality of groups, when When the complex programmable logic module determines that the state of the first board-level power signal of a first target circuit board is abnormal, the first target circuit board is an abnormal circuit board; Designing a logic module or a second jumper of one of the plurality of circuit boards to switch to each circuit board of the first target group, the complex programmable logic module acquiring the first target grouping Every electric At least one circuit end power signal state of the board, and performing a fifth logic operation to form a second board level power signal state, and simultaneously, the plurality of LED lights switch display corresponding to each of the circuit boards The second board level power signal state is described. 如申請專利範圍第5項所述之伺服器,其中當所述複雜可程式設計邏輯模組判斷一第三目標電路板的所述第二電路板級電源信號狀態為異常時,所述第三目標電路板為異常電路板; 透過所述複雜可程式設計邏輯模組或所述多個電路板其中之一的一第三跳線切換至所述第三目標電路板的每一電路,所述複雜可程式設計邏輯模組獲取所述第三目標電路板的所述至少一電路端電源信號狀態,並進行一第六邏輯運算,形成一第三電路端電源信號狀態,同時,所述多個LED燈切換顯示對應每一所述電路的所述第三電路端電源信號狀態。 The server of claim 5, wherein when the complex programmable logic module determines that the second board-level power signal state of a third target circuit board is abnormal, the third The target circuit board is an abnormal circuit board; Switching to the circuit of the third target circuit board by the complex programmable logic module or a third jumper of one of the plurality of circuit boards, the complex programmable logic module acquiring The at least one circuit end power supply signal state of the third target circuit board, and performing a sixth logic operation to form a third circuit end power supply signal state, and simultaneously, the plurality of LED light switches display corresponding to each The third circuit end power signal state of the circuit. 一種伺服器檢測方法,其包括:透過所述伺服器中的一電路板之複雜可程式設計邏輯模組獲取所述伺服器的每一所述電路板之至少一電路端電源信號狀態,並將所述至少一電路端電源信號狀態進行一第七邏輯運算,形成一第三電路板級電源信號狀態;以及多個LED燈耦接至所述複雜可程式設計邏輯模組,並根據所述複雜可程式設計邏輯模組判斷之所述第三電路板級電源信號狀態,以分別顯示對應所述伺服器多個電路板的每一所述電路板之所述第三電路板級電源信號狀態;其中當所述複雜可程式設計邏輯模組判斷出所述伺服器多個電路板的其中一第四目標電路板之所述第三電路板級電源信號狀態為異常後,所述第四目標電路板為異常電路板;透過所述複雜可程式設計邏輯模組切換或所述多個電路板其中之一的一第四跳線切換至所述第四目標電路板之所述至少一電路端 電源信號狀態,並將所述至少一電路端電源信號狀態進行一第八邏輯運算,形成一第四電路端電源信號狀態;所述複雜可程式設計邏輯模組判斷所述第四電路端電源信號狀態,所述多個LED燈切換顯示所述第四目標電路板的所述第四電路端電源信號狀態。 A server detection method includes: acquiring, by a complex programmable logic module of a circuit board in the server, at least one circuit end power signal state of each of the circuit boards of the server, and Performing a seventh logic operation on the at least one circuit end power signal state to form a third board level power signal state; and coupling a plurality of LED lights to the complex programmable logic module, and according to the complex The programmable logic module determines the third board level power signal state to respectively display the third board level power signal status of each of the plurality of boards corresponding to the server; When the complex programmable logic module determines that the third board-level power signal state of one of the four target boards of the plurality of circuit boards of the server is abnormal, the fourth target circuit The board is an abnormal circuit board; switching through the complex programmable logic module or switching a fourth jumper of one of the plurality of circuit boards to the fourth target circuit board At least one end of the circuit a power signal state, and performing an eighth logic operation on the at least one circuit end power signal state to form a fourth circuit end power signal state; the complex programmable logic module determining the fourth circuit end power signal a state, the plurality of LED lights switch to display the fourth circuit end power signal state of the fourth target circuit board.
TW103131174A 2014-09-10 2014-09-10 Server and method of detecting the same TWI567549B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW103131174A TWI567549B (en) 2014-09-10 2014-09-10 Server and method of detecting the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW103131174A TWI567549B (en) 2014-09-10 2014-09-10 Server and method of detecting the same

Publications (2)

Publication Number Publication Date
TW201610669A TW201610669A (en) 2016-03-16
TWI567549B true TWI567549B (en) 2017-01-21

Family

ID=56085151

Family Applications (1)

Application Number Title Priority Date Filing Date
TW103131174A TWI567549B (en) 2014-09-10 2014-09-10 Server and method of detecting the same

Country Status (1)

Country Link
TW (1) TWI567549B (en)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWM313795U (en) * 2006-12-15 2007-06-11 Hon Hai Prec Ind Co Ltd Circuit for power indicator
US7325162B2 (en) * 2002-03-28 2008-01-29 Siemens Energy & Automation, Inc. Configurable multiple channel discrete output module
TWI342554B (en) * 2007-06-26 2011-05-21 Inventec Corp Logic circuit and method for controlling display lights of hard disk
US20130151900A1 (en) * 2011-12-12 2013-06-13 Hon Hai Precision Industry Co., Ltd. Debug system and method
CN103178597A (en) * 2013-02-06 2013-06-26 潍柴动力股份有限公司 Power module system and failed module energy compensating method
TW201339832A (en) * 2012-03-16 2013-10-01 Hon Hai Prec Ind Co Ltd Server and current detecting warning system thereof
TWI423067B (en) * 2008-07-11 2014-01-11 Hon Hai Prec Ind Co Ltd Information protecting method, usb apparatus and server
TW201423391A (en) * 2012-12-12 2014-06-16 Inventec Corp Rack server system and test method of the same

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7325162B2 (en) * 2002-03-28 2008-01-29 Siemens Energy & Automation, Inc. Configurable multiple channel discrete output module
TWM313795U (en) * 2006-12-15 2007-06-11 Hon Hai Prec Ind Co Ltd Circuit for power indicator
TWI342554B (en) * 2007-06-26 2011-05-21 Inventec Corp Logic circuit and method for controlling display lights of hard disk
TWI423067B (en) * 2008-07-11 2014-01-11 Hon Hai Prec Ind Co Ltd Information protecting method, usb apparatus and server
US20130151900A1 (en) * 2011-12-12 2013-06-13 Hon Hai Precision Industry Co., Ltd. Debug system and method
TW201339832A (en) * 2012-03-16 2013-10-01 Hon Hai Prec Ind Co Ltd Server and current detecting warning system thereof
TW201423391A (en) * 2012-12-12 2014-06-16 Inventec Corp Rack server system and test method of the same
CN103178597A (en) * 2013-02-06 2013-06-26 潍柴动力股份有限公司 Power module system and failed module energy compensating method

Also Published As

Publication number Publication date
TW201610669A (en) 2016-03-16

Similar Documents

Publication Publication Date Title
CN103186452A (en) Server system
CN105808398A (en) Method for rapidly analyzing and positioning hardware abnormity
CN110489367B (en) Method and system for flexibly allocating and easily managing backplane by CPLD (complex programmable logic device)
US20130151898A1 (en) Electronic connection quality test device for universal serial bus interfaces
US20070143058A1 (en) System and method for testing an input/output functional board
CN103605596B (en) System and method for collaborative power management of FPGA (field programmable gata array) chip and BMC (baseboard management controller) chip used on ATCA (advanced telecom computing architecture) blade
CN101615104A (en) System for switching hard disks and changing method thereof
CN104156291B (en) Server and its detection method
TW201403103A (en) Testing device
CN104564764A (en) Server system
US20100185880A1 (en) Test apparatus
TWI761653B (en) Device and method for testing computer system
TWI567549B (en) Server and method of detecting the same
CN105353323A (en) Detection apparatus, and fan detection system and method
US10977205B1 (en) HDD detection system
CN201569672U (en) Auxiliary jig for testing wire rods
JP2013068609A (en) Test card
CN110018934A (en) A kind of system and method based on server master board quick diagnosis power-on error
CN113126716B (en) Hard disk backboard and electronic equipment
CN104615529A (en) Server light path diagnosis device and method
US8335879B2 (en) Node differentiation in multi-node electronic systems
US20140164815A1 (en) Server analyzing system
CN211426669U (en) Device for monitoring power cable aging
US9852036B2 (en) Configurable input/output sub-channels for optimized diagnostics
CN113671343B (en) Force calculating plate, data processing equipment and computer server

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees