TWI553782B - Method of forming buried word line and isolation structure thereof - Google Patents

Method of forming buried word line and isolation structure thereof Download PDF

Info

Publication number
TWI553782B
TWI553782B TW103115577A TW103115577A TWI553782B TW I553782 B TWI553782 B TW I553782B TW 103115577 A TW103115577 A TW 103115577A TW 103115577 A TW103115577 A TW 103115577A TW I553782 B TWI553782 B TW I553782B
Authority
TW
Taiwan
Prior art keywords
layer
word line
buried word
isolation structure
mask
Prior art date
Application number
TW103115577A
Other languages
Chinese (zh)
Other versions
TW201541561A (en
Inventor
朴哲秀
歐陽自明
Original Assignee
華邦電子股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 華邦電子股份有限公司 filed Critical 華邦電子股份有限公司
Priority to TW103115577A priority Critical patent/TWI553782B/en
Publication of TW201541561A publication Critical patent/TW201541561A/en
Application granted granted Critical
Publication of TWI553782B publication Critical patent/TWI553782B/en

Links

Description

埋入式字元線及其隔離結構的製造方法 Buried word line and manufacturing method thereof

本發明是有關於一種埋入式字元線及其隔離結構的製造方法,且特別是有關於一種自行對準埋入式字元線之隔離結構的製造方法。 The present invention relates to a method of fabricating a buried word line and its isolation structure, and more particularly to a method of fabricating an isolation structure for self-aligned buried word lines.

為提升動態隨機存取記憶體的積集度以加快元件的操作速度,以及符合消費者對於小型化電子裝置的需求,近年來發展出埋入式字元線動態隨機存取記憶體(buried word line DRAM),以滿足上述種種需求。 In order to improve the accumulative degree of dynamic random access memory to speed up the operation speed of components and meet the needs of consumers for miniaturized electronic devices, buried word line dynamic random access memory (buried word) has been developed in recent years. Line DRAM) to meet the above needs.

但是隨著記憶體的積集度增加,字元線間距和記憶體陣列的隔離結構都會不斷縮小,導致種種不良影響。譬如記憶體之間的洩漏(Cell-to-cell leakage)、字元線之間的干擾(又稱Row Hammer)、讀寫時間失效(tWR failure)、保持失效(retention failure)、位元線耦合失效(Bit Line coupling failure)等。 However, as the memory accumulation increases, the word line spacing and the isolation structure of the memory array will continue to shrink, resulting in various adverse effects. For example, cell-to-cell leakage, interference between word lines (also known as Row Hammer), t WR failure, retention failure, bit line Bit Line coupling failure, etc.

因此,目前針對字元線之間的干擾,有採用將埋入式字元線之隔離結構的深度做的比字元線深的辦法。這樣的辦法需要 至少兩道的微影製程,一道是先製作出比較深的隔離結構,另一道是製作出位於隔離結構之間的埋入式字元線。 Therefore, at present, for the interference between the word lines, there is a method in which the depth of the isolation structure of the buried word line is made deeper than the word line. This approach needs At least two lithography processes, one is to make a relatively deep isolation structure, and the other is to make a buried word line between the isolation structures.

理想的狀態如圖1所示,其中顯示基板100具有將主動 區104劃分出來的隔離結構102,並且於隔離結構102之間有埋入式字元線106。每個主動區104被埋入式字元線106分成中間區域108和兩邊的接觸區域110與112。一般來說,接觸區域110的面積A1大致等於接觸區域112的面積A2。 The ideal state is shown in Figure 1, in which the display substrate 100 has an active The isolation structure 102 is defined by the regions 104, and there is a buried word line 106 between the isolation structures 102. Each active region 104 is divided by a buried word line 106 into an intermediate region 108 and contact regions 110 and 112 on both sides. In general, the area A1 of the contact area 110 is substantially equal to the area A2 of the contact area 112.

然而,因為元件本身的尺寸很小,極可能因為微影製程 中的微小偏移,而導致圖2的結果。在圖2中,因為埋入式字元線106略往右偏移,所以接觸區域112的面積A2明顯變小,因而導致此處阻值增加,並影響元件本身的效能。 However, because the size of the component itself is small, it is most likely due to the lithography process. A slight offset in the resulting result of Figure 2. In FIG. 2, since the buried word line 106 is slightly shifted to the right, the area A2 of the contact area 112 is significantly smaller, thereby causing an increase in the resistance here and affecting the performance of the element itself.

本發明提供一種埋入式字元線及其隔離結構的製造方 法,能製作出自行對準的隔離結構,以確保主動區內接觸區域的面積符合規定。 The invention provides a manufacturer of a buried word line and an isolation structure thereof The method can produce a self-aligned isolation structure to ensure that the area of the contact area in the active area meets the requirements.

本發明的埋入式字元線及其隔離結構的製造方法,包括 在一基板的表面上形成由一第一氮化層、氧化層與一第二氮化層所構成之多層結構。然後,圖案化所述多層結構,以形成暴露基板表面的第一溝渠。以多層結構為蝕刻罩幕,蝕刻去除暴露出的基板,以形成埋入式字元線溝渠。在埋入式字元線溝渠內分別形成埋入式字元線,且埋入式字元線的頂部低於基板的該表面。接 著,在埋入式字元線上的第一溝渠內分別形成罩幕結構層。分別移除多層結構內的第二氮化層與氧化層,以使罩幕結構層凸出於第一氮化層。在罩幕結構層的側壁形成間隙壁,以形成多個自行對準的第二溝渠。以上述間隙壁與罩幕結構層為蝕刻罩幕,蝕刻去除第二溝渠底下的基板,以形成多個隔離結構溝渠,再於隔離結構溝渠內形成隔離結構。 The method for manufacturing a buried word line and an isolation structure thereof according to the present invention includes A multilayer structure composed of a first nitride layer, an oxide layer and a second nitride layer is formed on the surface of a substrate. The multilayer structure is then patterned to form a first trench that exposes the surface of the substrate. The exposed substrate is etched by using a multilayer structure as an etch mask to form a buried word line trench. Buried word lines are formed in the buried word line trenches, and the top of the buried word lines is lower than the surface of the substrate. Connect A mask structure layer is formed in each of the first trenches on the buried word line. The second nitride layer and the oxide layer in the multilayer structure are separately removed to cause the mask structure layer to protrude from the first nitride layer. A spacer is formed in a sidewall of the mask structure layer to form a plurality of self-aligned second trenches. The spacer and the mask structure layer are used as an etching mask to etch and remove the substrate under the second trench to form a plurality of isolation structure trenches, and then form an isolation structure in the isolation structure trench.

在本發明的一實施例中,上述的第一層第二氮化層包括氮化矽層或氮氧化矽層。 In an embodiment of the invention, the first layer of the second nitride layer comprises a tantalum nitride layer or a hafnium oxynitride layer.

在本發明的一實施例中,在形成上述多層結構之前還可在基板的表面形成一氧化矽層。另外,還可在基板內形成主動區隔離結構,且主動區隔離結構與上述隔離結構將基板區分成多個主動區。 In an embodiment of the invention, a ruthenium oxide layer may be formed on the surface of the substrate before forming the multilayer structure. In addition, an active region isolation structure may be formed in the substrate, and the active region isolation structure and the isolation structure divide the substrate into a plurality of active regions.

在本發明的一實施例中,圖案化上述多層結構之步驟包括在多層結構上形成罩幕層,並圖案化罩幕層,以暴露部分多層結構,再去除暴露出的多層結構,以形成上述第一溝渠,然後去除罩幕層。 In an embodiment of the invention, the step of patterning the multilayer structure includes forming a mask layer on the multilayer structure, and patterning the mask layer to expose a portion of the multilayer structure, and then removing the exposed multilayer structure to form the above The first trench, then remove the mask layer.

在本發明的一實施例中,上述圖案化上述多層結構之步驟包括在多層結構上形成多晶矽層,並圖案化多晶矽層,以形成多個多晶矽條狀結構,隨後在多晶矽條狀結構上共形地覆蓋一犧牲層,以形成多個第三溝渠,並在第三溝渠內填入多晶矽材料,再將露出的犧牲層移除。之後,以多晶矽條狀結構與多晶矽材料為蝕刻罩幕,蝕刻去除暴露出的多層結構,再將多晶矽條狀結構、 多晶矽材料和剩餘的犧牲層一起去除。 In an embodiment of the invention, the step of patterning the multilayer structure includes forming a polysilicon layer on the multilayer structure and patterning the polysilicon layer to form a plurality of polycrystalline strip structures, and then conforming on the polycrystalline strip structure The ground layer covers a sacrificial layer to form a plurality of third trenches, and the polysilicon material is filled in the third trench, and the exposed sacrificial layer is removed. Thereafter, the polycrystalline germanium strip structure and the polycrystalline germanium material are used as an etching mask to etch away the exposed multilayer structure, and then the polycrystalline strip structure, The polycrystalline germanium material is removed along with the remaining sacrificial layer.

在本發明的一實施例中,形成上述些埋入式字元線之步驟包括在埋入式字元線溝渠表面形成閘極氧化層,並沉積導體層,再回蝕刻所述導體層。 In an embodiment of the invention, the step of forming the buried word lines includes forming a gate oxide layer on the surface of the buried word line trench, depositing a conductor layer, and etching the conductor layer back.

在本發明的一實施例中,上述埋入式字元線的頂部比上述基板的表面約低20nm~80nm。 In an embodiment of the invention, the top of the buried word line is about 20 nm to 80 nm lower than the surface of the substrate.

在本發明的一實施例中,上述各條罩幕結構層與一側的罩幕結構層之間具有第一間距、與另一側的罩幕結構層之間具有第二間距,且第一與第二間距的比例約在1:2至1:5之間。 In an embodiment of the invention, the first mask structure layer and the mask structure layer on one side have a first spacing, and the mask structure layer on the other side has a second spacing, and the first The ratio to the second pitch is between about 1:2 and 1:5.

在本發明的一實施例中,形成上述間隙壁之步驟包括在罩幕結構層上共形地覆蓋一第三氮化層,並進行回蝕刻。 In an embodiment of the invention, the step of forming the spacers includes conformally covering a third nitride layer on the mask structure layer and performing etch back.

在本發明的一實施例中,在形成上述隔離結構之後還可去除上述基板表面上的第一氮化層。 In an embodiment of the invention, the first nitride layer on the surface of the substrate may also be removed after forming the isolation structure.

在本發明的一實施例中,形成上述隔離結構之步驟包括對隔離結構溝渠的表面進行氧化,再於其中內填入氮化矽。 In an embodiment of the invention, the step of forming the isolation structure includes oxidizing the surface of the isolation structure trench and filling therein with tantalum nitride.

基於上述,本發明利用先形成的埋入式字元線上方的溝渠,另外製作凸出的罩幕結構層,再藉由罩幕結構層之間隙壁的形成,而自行對準形成埋入式字元線之隔離結構。因此,本發明能有效降低字元線之間的干擾(Row Hammer),並保持主動區內的接觸區域的面積。 Based on the above, the present invention utilizes a trench above the previously formed buried word line, and additionally forms a convex mask structure layer, and then self-aligns to form a buried type by forming a gap layer of the mask structure layer. The isolation structure of the word line. Therefore, the present invention can effectively reduce the interference between the word lines (Row Hammer) and maintain the area of the contact area in the active area.

為讓本發明的上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。 The above described features and advantages of the invention will be apparent from the following description.

100、300‧‧‧基板 100, 300‧‧‧ substrate

102、332‧‧‧隔離結構 102, 332‧‧ ‧ isolation structure

104‧‧‧主動區 104‧‧‧Active Area

106、320‧‧‧埋入式字元線 106, 320‧‧‧ Buried word line

108‧‧‧中間區域 108‧‧‧Intermediate area

110、112‧‧‧接觸區域 110, 112‧‧‧Contact area

300a‧‧‧表面 300a‧‧‧ surface

301‧‧‧氧化矽層 301‧‧‧Oxide layer

302、306‧‧‧氮化層 302, 306‧‧‧ nitride layer

304‧‧‧氧化層 304‧‧‧Oxide layer

308‧‧‧多層結構 308‧‧‧Multilayer structure

310‧‧‧多晶矽條狀結構 310‧‧‧Polycrystalline strip structure

312‧‧‧犧牲層 312‧‧‧ Sacrifice layer

314‧‧‧多晶矽材料 314‧‧‧Polysilicon material

316、328‧‧‧溝渠 316, 328‧‧‧ Ditch

318‧‧‧埋入式字元線溝渠 318‧‧‧ Buried word line ditch

320a‧‧‧頂部 320a‧‧‧ top

322‧‧‧閘極氧化層 322‧‧‧ gate oxide layer

324‧‧‧罩幕結構層 324‧‧‧ Cover structure layer

326‧‧‧間隙壁 326‧‧‧ spacers

330‧‧‧隔離結構溝渠 330‧‧‧Isolation structure ditches

334‧‧‧襯層 334‧‧‧ lining

336‧‧‧氮化矽 336‧‧‧ nitride

A1、A2‧‧‧面積 A1, A2‧‧‧ area

d1、d2‧‧‧間距 D1, d2‧‧‧ spacing

t‧‧‧厚度 T‧‧‧thickness

圖1是習知的一種具埋入式字元線之動態隨機存取記憶體的佈局示意圖。 FIG. 1 is a schematic diagram of a layout of a conventional dynamic random access memory with embedded word lines.

圖2是圖1的埋入式字元線發生偏移後之動態隨機存取記憶體的佈局示意圖。 2 is a schematic diagram showing the layout of the dynamic random access memory after the embedded word line of FIG. 1 is shifted.

圖3A至圖3J是依照本發明的一實施例的一種埋入式字元線及其隔離結構的製造流程剖面圖。 3A-3J are cross-sectional views showing a manufacturing process of a buried word line and its isolation structure in accordance with an embodiment of the present invention.

本文中請參照圖式,以便更加充分地體會本發明的概念,隨附圖式中顯示本發明的實施例。但是,本發明還可採用許多不同形式來實踐,且不應將其解釋為限於底下所述之實施例。實際上,提供實施例僅為使本發明更將詳盡且完整,並將本發明之範疇完全傳達至所屬技術領域中具有通常知識者。 The embodiments of the present invention are shown in the accompanying drawings. However, the invention may be practiced in many different forms and should not be construed as being limited to the embodiments described. Rather, the embodiments are provided so that this disclosure will be thorough and complete, and the scope of the invention will be fully conveyed to those of ordinary skill in the art.

在圖式中,為明確起見可能將各層以及區域的尺寸以及相對尺寸作誇張的描繪。 In the drawings, the dimensions and relative dimensions of the various layers and regions may be exaggerated for clarity.

圖3A至圖3J是依照本發明的一實施例的一種埋入式字元線及其隔離結構的製造流程剖面圖。 3A-3J are cross-sectional views showing a manufacturing process of a buried word line and its isolation structure in accordance with an embodiment of the present invention.

請參照圖3A,在一基板300的表面300a上形成由一第一氮化層302、氧化層304與一第二氮化層306所構成之多層結構 308。上述第一、第二氮化層302和306例如氮化矽層或氮氧化矽層。上述氧化層304之厚度t例如在20nm~200nm之間。此外,在形成多層結構308之前還可先在基板300的表面300a形成一氧化矽層301,不但能保護基板300還可加強基板300與第一氮化層302之間的附著力。另外,由於圖3A是剖面圖,所以在基板300內未顯示的另一方向上具有主動區隔離結構,這個主動區隔離結構能與後續形成的隔離結構,將基板300區分成多個主動區。然後,為了圖案化多層結構308,可在多層結構308上形成罩幕層(未繪示),並直接圖案化罩幕層,以暴露部分多層結構308,再去除暴露出的多層結構308,以形成溝渠,然後去除罩幕層。但是,當元件尺寸(如線距)縮小到一定程度,可能需要改良上述圖案化多層結構308之製程,譬如在本實施例中即採用如下製程。 Referring to FIG. 3A, a multilayer structure composed of a first nitride layer 302, an oxide layer 304 and a second nitride layer 306 is formed on a surface 300a of a substrate 300. 308. The first and second nitride layers 302 and 306 are, for example, a tantalum nitride layer or a hafnium oxynitride layer. The thickness t of the above oxide layer 304 is, for example, between 20 nm and 200 nm. In addition, a ruthenium oxide layer 301 may be formed on the surface 300a of the substrate 300 before forming the multilayer structure 308, which not only protects the substrate 300 but also enhances the adhesion between the substrate 300 and the first nitride layer 302. In addition, since FIG. 3A is a cross-sectional view, there is an active region isolation structure in another direction not shown in the substrate 300. The active region isolation structure can separate the substrate 300 into a plurality of active regions from the subsequently formed isolation structure. Then, in order to pattern the multilayer structure 308, a mask layer (not shown) may be formed on the multilayer structure 308, and the mask layer may be directly patterned to expose a portion of the multilayer structure 308, and then the exposed multilayer structure 308 may be removed. Form a trench and then remove the mask layer. However, when the component size (e.g., line pitch) is reduced to a certain extent, it may be necessary to modify the process of the above patterned multilayer structure 308, as in the present embodiment, the following process is employed.

請再度參照圖3A,在多層結構308上形成多晶矽層(未繪 示),並圖案化前述多晶矽層,以形成多個多晶矽條狀結構310。 Referring again to FIG. 3A, a polycrystalline germanium layer is formed on the multilayer structure 308 (not drawn The polycrystalline germanium layer is patterned to form a plurality of polycrystalline germanium strip structures 310.

然後,請參照圖3B,在多晶矽條狀結構310上共形地覆 蓋一犧牲層312,譬如氧化矽層。接著,在犧牲層312所構成的溝渠內填入多晶矽材料314,且可藉由回蝕刻、化學性研磨或者機械性研磨,將部分多晶矽材料314移除,並使犧牲層312露出。 Then, referring to FIG. 3B, conformally covering the polycrystalline strip structure 310 A sacrificial layer 312, such as a hafnium oxide layer, is applied. Next, a polysilicon material 314 is filled in the trench formed by the sacrificial layer 312, and part of the polysilicon material 314 can be removed by etch back, chemical polishing or mechanical polishing, and the sacrificial layer 312 is exposed.

隨後,請參照圖3C,將露出的犧牲層312移除。由於多 晶矽本身與氧化層以及氮化層之間具有高蝕刻選擇比,所以可將多晶矽條狀結構310與多晶矽材料314作為蝕刻罩幕,蝕刻去除暴露出的多層結構308,達到圖案化多層結構308的結果,並藉此 製程形成露出基板300的第一溝渠316。 Subsequently, referring to FIG. 3C, the exposed sacrificial layer 312 is removed. Due to more The wafer itself has a high etching selectivity ratio between the oxide layer and the nitride layer, so the polysilicon strip structure 310 and the polysilicon material 314 can be used as an etching mask to etch away the exposed multilayer structure 308 to the patterned multilayer structure 308. Result and take this The process forms a first trench 316 that exposes the substrate 300.

接著,請參照圖3D,將多晶矽條狀結構310、多晶矽材 料314和剩餘的犧牲層312一起去除,並以多層結構308為蝕刻罩幕,蝕刻去除暴露出的基板300及氧化矽層301,以形成埋入式字元線溝渠318。換句話說,第一溝渠316的圖案藉此圖的製程轉移成為埋入式字元線溝渠318。 Next, referring to FIG. 3D, the polycrystalline bar structure 310, the polycrystalline coffin The material 314 is removed together with the remaining sacrificial layer 312, and the exposed substrate 300 and the hafnium oxide layer 301 are etched away using the multilayer structure 308 as an etch mask to form the buried word line trench 318. In other words, the pattern of the first trench 316 is transferred to the buried word line trench 318 by the process of the figure.

之後,請參照圖3E,在埋入式字元線溝渠318內形成埋 入式字元線320,且埋入式字元線320的頂部320a低於基板300的表面300a。舉例來說,可先在埋入式字元線溝渠318表面形成閘極氧化層322,並沉積導體層(未繪示),再回蝕刻此導體層,即可得到埋入式字元線320。在本實施例中,埋入式字元線320的頂部320a比基板300的表面300a約低20nm~80nm,但本發明並不限於此。接著,在埋入式字元線320上的第一溝渠316內形成罩幕結構層324,如氮化矽層、氮化鈦層、或由氮化鈦層與鎢組成的結構層。 Thereafter, please refer to FIG. 3E to form a buried in the buried word line trench 318. The word line 320 is entered, and the top 320a of the buried word line 320 is lower than the surface 300a of the substrate 300. For example, a gate oxide layer 322 may be formed on the surface of the buried word line trench 318, and a conductor layer (not shown) may be deposited, and the conductor layer may be etched back to obtain the buried word line 320. . In the present embodiment, the top portion 320a of the buried word line 320 is about 20 nm to 80 nm lower than the surface 300a of the substrate 300, but the present invention is not limited thereto. Next, a mask structure layer 324, such as a tantalum nitride layer, a titanium nitride layer, or a structural layer composed of a titanium nitride layer and tungsten, is formed in the first trench 316 on the buried word line 320.

然後,請參照圖3F,分別移除多層結構308內的第二氮 化層306與氧化層304,以使罩幕結構層324凸出於第一氮化層302。由於罩幕結構層324的位置基本上與埋入式字元線320的佈局相同,所以根據不同元件設計,每個罩幕結構層324之間可以等距;或者如本圖所示,各個罩幕結構層324與其一側的罩幕結構層324之間具有第一間距d1、與另一側的罩幕結構層324之間具有第二間距d2,且第一與第二間距d1:d2的比例譬如在1:2至 1:5之間。由於埋入式字元線320的佈局一般是兩條比較接近的未在同一主動區內,所以呈現出來的是兩兩一對的分布。 Then, referring to FIG. 3F, the second nitrogen in the multilayer structure 308 is removed, respectively. The layer 306 and the oxide layer 304 are such that the mask structure layer 324 protrudes from the first nitride layer 302. Since the position of the mask structure layer 324 is substantially the same as the layout of the buried word line 320, each mask structure layer 324 may be equidistant between different component designs; or as shown in this figure, each cover The curtain structure layer 324 has a first spacing d1 between the mask structure layer 324 on one side and the mask structure layer 324 on the other side, and a second spacing d2 between the mask structure layer 324 on the other side, and the first and second spacings d1:d2 The ratio is as follows: 1:2 Between 1:5. Since the layout of the buried word line 320 is generally two relatively close in the same active area, a distribution of two pairs is presented.

之後,請參照圖3G,在罩幕結構層324的側壁形成間隙 壁326,以形成多個自行對準的第二溝渠328。所述間隙壁326的形成方法例如在罩幕結構層324上共形地覆蓋一第三氮化層(未繪示),並進行回蝕刻。而且,基板300上仍有第一氮化層302的話,可在此時一併移除第二溝渠328內的第一氮化層302。另外,假使罩幕結構層324之間等距離或者間距較大,則在每個罩幕結構層324的側壁都能形成間隙壁326;相反地,如果罩幕結構層324之間的間距較小,就可能如本圖所示,在兩兩間距較小的罩幕結構層324之間不會形成第二溝渠328。 Thereafter, referring to FIG. 3G, a gap is formed on the sidewall of the mask structure layer 324. Wall 326 is formed to form a plurality of self-aligned second trenches 328. The method for forming the spacers 326 is, for example, conformally covered on the mask structure layer 324 with a third nitride layer (not shown) and etched back. Moreover, if the first nitride layer 302 is still present on the substrate 300, the first nitride layer 302 in the second trench 328 can be removed at this time. In addition, if the mask structure layers 324 are equidistant or spaced apart, spacers 326 can be formed on the sidewalls of each of the mask structure layers 324; conversely, if the spacing between the mask structure layers 324 is small It is possible that, as shown in this figure, a second trench 328 is not formed between the two less spaced mask structure layers 324.

然後,請參照圖3H,由於矽本身與氮化矽、氮化鈦等材料之間具有高蝕刻選擇比,所以可將間隙壁326與罩幕結構層324當作蝕刻罩幕,蝕刻去除第二溝渠328底下的基板300,以形成多個隔離結構溝渠330。因為隔離結構溝渠330是以自行對準的方式形成,所以位在同一個主動區內的埋入式字元線320兩旁的接觸區域的面積A1和A2實質上是一樣的。此外,在形成隔離結構溝渠330之後,可選擇對基板300進行硼離子植入步驟,以防止字元線之間的干擾(Row Hammer)。 Then, referring to FIG. 3H, since the crucible itself has a high etching selectivity ratio between materials such as tantalum nitride and titanium nitride, the spacers 326 and the mask structure layer 324 can be used as an etching mask to etch the second. The substrate 300 under the trench 328 is formed to form a plurality of isolation structure trenches 330. Because the isolation structure trenches 330 are formed in a self-aligned manner, the areas A1 and A2 of the contact areas on both sides of the buried word line 320 in the same active region are substantially the same. In addition, after forming the isolation structure trenches 330, a boron ion implantation step may be selected for the substrate 300 to prevent interference between the word lines (Row Hammer).

接著,請參照圖3I,於隔離結構溝渠330內形成隔離結構332。在本圖中,形成隔離結構332之步驟包括對隔離結構溝渠330的表面進行氧化,而形成類似襯層334的氧化層,然後再於隔 離結構溝渠330內填入氮化矽336。而所述氧化(oxidation)例如熱氧化法或電漿氧化法。 Next, referring to FIG. 3I, an isolation structure 332 is formed in the isolation structure trench 330. In the figure, the step of forming the isolation structure 332 includes oxidizing the surface of the isolation structure trench 330 to form an oxide layer similar to the liner layer 334, and then separating Nitridium nitride 336 is filled into the structural trench 330. And the oxidation is, for example, a thermal oxidation method or a plasma oxidation method.

隨後,請參照圖3J,在形成隔離結構332之後可將基板 300表面300a上的第一氮化層302去除,直到露出氧化矽層301或者基板300。 Subsequently, referring to FIG. 3J, the substrate can be formed after the isolation structure 332 is formed. The first nitride layer 302 on the 300 surface 300a is removed until the tantalum oxide layer 301 or the substrate 300 is exposed.

以上的實施例只是完成本發明的其中一種方式,並不代 表本發明的步驟須完全與上述實施例相同,譬如形成隔離結構332的方式有以下數種,但本發明並不限於此。 The above embodiments are only one way to accomplish the present invention, and are not The steps of the present invention are to be completely the same as those of the above embodiment. For example, the manner of forming the isolation structure 332 is as follows, but the present invention is not limited thereto.

(1).直接對隔離結構溝渠330的表面進行氧化。 (1). The surface of the isolation structure trench 330 is directly oxidized.

(2).利用電漿氧化法對隔離結構溝渠330的表面進行氧 化,然後在隔離結構溝渠330內填入旋塗式玻璃(SOG),再進行化學機械研磨(CMP)。 (2). Oxygen is applied to the surface of the isolation structure trench 330 by plasma oxidation. Then, spin-on glass (SOG) is filled in the isolation structure trench 330, followed by chemical mechanical polishing (CMP).

(3).對隔離結構溝渠330的表面進行氧化,再於隔離結 構溝渠330內形成氮化鈦層或由氮化鈦層與鎢組成的結構層。 (3) oxidizing the surface of the isolation structure trench 330, and then isolating the junction A titanium nitride layer or a structural layer composed of a titanium nitride layer and tungsten is formed in the trench 330.

綜上所述,本發明藉由自行對準所形成的隔離結構,有 效降低字元線之間的干擾(Row Hammer),並保持主動區內的接觸區域的面積。 In summary, the present invention has an isolation structure formed by self-alignment, Effectively reduces the interference between the word lines (Row Hammer) and maintains the area of the contact area within the active area.

雖然本發明已以實施例揭露如上,然其並非用以限定本 發明,任何所屬技術領域中具有通常知識者,在不脫離本發明的精神和範圍內,當可作些許的更動與潤飾,故本發明的保護範圍 當視後附的申請專利範圍所界定者為準。 Although the present invention has been disclosed above by way of example, it is not intended to limit the present invention. The invention is intended to be within the spirit and scope of the invention, and may be modified and retouched without departing from the spirit and scope of the invention. It is subject to the definition of the scope of the patent application attached.

300‧‧‧基板 300‧‧‧Substrate

302‧‧‧氮化層 302‧‧‧ nitride layer

324‧‧‧罩幕結構層 324‧‧‧ Cover structure layer

326‧‧‧間隙壁 326‧‧‧ spacers

328‧‧‧溝渠 328‧‧‧ Ditch

Claims (11)

一種埋入式字元線及其隔離結構的製造方法,包括:在一基板的表面上形成由一第一氮化層、氧化層與一第二氮化層所構成之多層結構;圖案化該多層結構,以形成暴露該基板的該表面的多個第一溝渠;以該多層結構為蝕刻罩幕,蝕刻去除暴露出的該基板,以形成多個埋入式字元線溝渠;在該些埋入式字元線溝渠內分別形成埋入式字元線,且該埋入式字元線的頂部低於該基板的該表面;在該埋入式字元線上的該些第一溝渠內分別形成罩幕結構層;分別移除該多層結構內的該第二氮化層與該氧化層,以使該些罩幕結構層凸出於該第一氮化層;在該些罩幕結構層的側壁形成間隙壁,以形成多個自行對準的第二溝渠;以該些間隙壁與該些罩幕結構層為蝕刻罩幕,蝕刻去除該些第二溝渠底下的基板,以形成多個隔離結構溝渠;以及在該些隔離結構溝渠內形成隔離結構。 A method for fabricating a buried word line and an isolation structure thereof comprises: forming a multilayer structure composed of a first nitride layer, an oxide layer and a second nitride layer on a surface of a substrate; patterning the a multilayer structure to form a plurality of first trenches exposing the surface of the substrate; etching the removed substrate with the multilayer structure as an etch mask to form a plurality of buried word line trenches; Buried word lines are formed in the buried word line trenches, and the top of the buried word line is lower than the surface of the substrate; in the first trenches on the buried word line Forming a mask structure layer respectively; removing the second nitride layer and the oxide layer in the multilayer structure respectively, so that the mask structure layers protrude from the first nitride layer; and the mask structures are The sidewalls of the layer form a spacer to form a plurality of self-aligned second trenches; the spacers and the mask structure layer are etched masks, and the substrate under the second trenches is etched away to form a plurality of Isolation structure trenches; and within the isolation structure trenches Isolation structure. 如申請專利範圍第1項所述的埋入式字元線及其隔離結構的製造方法,其中該第一氮化層與該第二氮化層包括氮化矽層或氮氧化矽層。 The method for manufacturing a buried word line and an isolation structure thereof according to claim 1, wherein the first nitride layer and the second nitride layer comprise a tantalum nitride layer or a hafnium oxynitride layer. 如申請專利範圍第1項所述的埋入式字元線及其隔離結構的製造方法,其中在形成該多層結構之前更包括:在該基板的該表面形成一氧化矽層;以及在該基板內形成主動區隔離結構,該些主動區隔離結構與該些隔離結構將該基板區分成多個主動區。 The method for manufacturing a buried word line and the isolation structure thereof according to claim 1, wherein before forming the multilayer structure, further comprising: forming a ruthenium oxide layer on the surface of the substrate; and on the substrate An active area isolation structure is formed therein, and the active area isolation structure and the isolation structures divide the substrate into a plurality of active areas. 如申請專利範圍第1項所述的埋入式字元線及其隔離結構的製造方法,其中圖案化該多層結構之步驟包括:在該多層結構上形成罩幕層;圖案化該罩幕層,以暴露部分該多層結構;去除暴露出的該多層結構,以形成該些第一溝渠;以及去除該罩幕層。 The method for manufacturing a buried word line and an isolation structure thereof according to claim 1, wherein the step of patterning the multilayer structure comprises: forming a mask layer on the multilayer structure; patterning the mask layer And exposing a portion of the multilayer structure; removing the exposed multilayer structure to form the first trench; and removing the mask layer. 如申請專利範圍第1項所述的埋入式字元線及其隔離結構的製造方法,其中圖案化該多層結構之步驟包括:在該多層結構上形成多晶矽層;圖案化該多晶矽層,以形成多個多晶矽條狀結構;在該些多晶矽條狀結構上共形地覆蓋一犧牲層,以形成多個第三溝渠;於該些第三溝渠內填入多晶矽材料;去除露出的該犧牲層;以該些多晶矽條狀結構與該些多晶矽材料為蝕刻罩幕,蝕刻去除暴露出的該多層結構;以及去除該些多晶矽條狀結構、該些多晶矽材料與剩餘的該犧牲 層。 The method for manufacturing a buried word line and the isolation structure thereof according to claim 1, wherein the step of patterning the multilayer structure comprises: forming a polysilicon layer on the multilayer structure; patterning the polysilicon layer to Forming a plurality of polycrystalline strip-like structures; conformally covering a sacrificial layer on the polycrystalline strip-like structures to form a plurality of third trenches; filling the third trenches with polycrystalline germanium material; removing the exposed sacrificial layer And removing the exposed multilayer structure by using the polycrystalline germanium strip structure and the polycrystalline germanium material as an etching mask; and removing the polycrystalline germanium strip structures, the polycrystalline germanium materials and the remaining sacrifice Floor. 如申請專利範圍第1項所述的埋入式字元線及其隔離結構的製造方法,其中形成該些埋入式字元線之步驟包括:在該些埋入式字元線溝渠表面形成閘極氧化層;在該些埋入式字元線溝渠內沉積導體層;以及回蝕刻該些導體層。 The method for manufacturing a buried word line and the isolation structure thereof according to claim 1, wherein the step of forming the buried word line comprises: forming a surface of the buried word line trench a gate oxide layer; depositing a conductor layer in the buried word line trench; and etching back the conductor layers. 如申請專利範圍第1項所述的埋入式字元線及其隔離結構的製造方法,其中該埋入式字元線的頂部比該基板的該表面低20nm~80nm。 The method for manufacturing a buried word line and an isolation structure thereof according to claim 1, wherein the top of the buried word line is 20 nm to 80 nm lower than the surface of the substrate. 如申請專利範圍第1項所述的埋入式字元線及其隔離結構的製造方法,其中各該罩幕結構層與一側的該罩幕結構層之間具有第一間距、與另一側的該罩幕結構層之間具有第二間距,且該第一間距與該第二間距的比例在1:2至1:5之間。 The method for manufacturing a buried word line and an isolation structure thereof according to claim 1, wherein each of the mask structure layer and the mask structure layer on one side has a first pitch and another The side of the mask structure layer has a second spacing between the first spacing and the second spacing is between 1:2 and 1:5. 如申請專利範圍第1項所述的埋入式字元線及其隔離結構的製造方法,其中形成該些間隙壁之步驟包括:在該些罩幕結構層上共形地覆蓋一第三氮化層;以及回蝕刻該第三氮化層。 The method for manufacturing a buried word line and the isolation structure thereof according to claim 1, wherein the forming the spacers comprises conformally covering a third nitrogen on the mask structure layers. a layer; and etching back the third nitride layer. 如申請專利範圍第1項所述的埋入式字元線及其隔離結構的製造方法,其中在形成該些隔離結構之後更包括去除該基板的該表面上的該第一氮化層。 The method for fabricating a buried word line and an isolation structure thereof according to claim 1, wherein the forming the isolation structure further comprises removing the first nitride layer on the surface of the substrate. 如申請專利範圍第1項所述的埋入式字元線及其隔離結構的製造方法,其中形成該些隔離結構之步驟包括: 對該些隔離結構溝渠的表面進行氧化;以及在該些隔離結構溝渠內填入氮化矽。 The method for manufacturing a buried word line and an isolation structure thereof according to claim 1, wherein the step of forming the isolation structure comprises: Oxidizing the surfaces of the isolation structure trenches; and filling the isolation structure trenches with tantalum nitride.
TW103115577A 2014-04-30 2014-04-30 Method of forming buried word line and isolation structure thereof TWI553782B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW103115577A TWI553782B (en) 2014-04-30 2014-04-30 Method of forming buried word line and isolation structure thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW103115577A TWI553782B (en) 2014-04-30 2014-04-30 Method of forming buried word line and isolation structure thereof

Publications (2)

Publication Number Publication Date
TW201541561A TW201541561A (en) 2015-11-01
TWI553782B true TWI553782B (en) 2016-10-11

Family

ID=55220561

Family Applications (1)

Application Number Title Priority Date Filing Date
TW103115577A TWI553782B (en) 2014-04-30 2014-04-30 Method of forming buried word line and isolation structure thereof

Country Status (1)

Country Link
TW (1) TWI553782B (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW410463B (en) * 1998-03-25 2000-11-01 Siemens Ag Semiconductor device with vertical transistor and buried word line
TW200504938A (en) * 2003-07-25 2005-02-01 Macronix Int Co Ltd Method for forming non-volatile memory cell and non-volatile memory array including such memory cells

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW410463B (en) * 1998-03-25 2000-11-01 Siemens Ag Semiconductor device with vertical transistor and buried word line
TW200504938A (en) * 2003-07-25 2005-02-01 Macronix Int Co Ltd Method for forming non-volatile memory cell and non-volatile memory array including such memory cells

Also Published As

Publication number Publication date
TW201541561A (en) 2015-11-01

Similar Documents

Publication Publication Date Title
US8120103B2 (en) Semiconductor device with vertical gate and method for fabricating the same
TWI540650B (en) Method for manufacturing finfet device
US9337089B2 (en) Method for fabricating a semiconductor device having a bit line contact
JP2010510667A (en) Method for etching pattern layer to form staggered height therein, and intermediate semiconductor device structure
JP2006135117A (en) Semiconductor device and its manufacturing method
US10050129B2 (en) Method of forming fine patterns
JP2007013075A (en) Flash memory element and method for manufacturing the same
JP2009152585A (en) Method for manufacturing semiconductor element with vertical channel transistor
JP2005072578A (en) Semiconductor device and manufacturing method therefor
WO2014123170A1 (en) Semiconductor device and method for manufacturing same
US8748978B2 (en) Sense-amp transistor of semiconductor device and method for manufacturing the same
JP2011082476A (en) Semiconductor element and method of forming the same
JP2006135067A (en) Semiconductor device and manufacturing method thereof
US7160816B2 (en) Method for fabricating semiconductor device
TWI443778B (en) Method of fabricating a cell contact and a digit line for a semiconductor device
TWI553782B (en) Method of forming buried word line and isolation structure thereof
JP5019890B2 (en) Manufacturing method of semiconductor device
TWI548039B (en) Method for fabricating semiconductor device
TWI417989B (en) Methods of forming semiconductor trench and forming dual trenches, and structure for isolating devices
WO2022148004A1 (en) Method for forming bit line contact structure and semiconductor structure
US20120220120A1 (en) Method for fabricating buried bit line in semiconductor device
TWI495089B (en) Semiconductor memory array structure
TWI473252B (en) Data storage structure, memory device and process for fabricating memory device
TWI546900B (en) Method of forming buried word line and isolation structure thereof
KR100548584B1 (en) method for fabricating gate electrode