TWI551015B - The ripple adjustment device with frequency tracking function - Google Patents

The ripple adjustment device with frequency tracking function Download PDF

Info

Publication number
TWI551015B
TWI551015B TW104126564A TW104126564A TWI551015B TW I551015 B TWI551015 B TW I551015B TW 104126564 A TW104126564 A TW 104126564A TW 104126564 A TW104126564 A TW 104126564A TW I551015 B TWI551015 B TW I551015B
Authority
TW
Taiwan
Prior art keywords
voltage
control signal
switch control
trigger
output
Prior art date
Application number
TW104126564A
Other languages
Chinese (zh)
Other versions
TW201707358A (en
Inventor
Yao-De Huang
jia-qing Lin
Yang-Qing Lin
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to TW104126564A priority Critical patent/TWI551015B/en
Application granted granted Critical
Publication of TWI551015B publication Critical patent/TWI551015B/en
Publication of TW201707358A publication Critical patent/TW201707358A/en

Links

Description

具有頻率追蹤功能的漣波調節裝置 Chopper adjustment device with frequency tracking function

本發明是有關於一種裝置,特別是指一種用於控制輸出功率且具有頻率追蹤功能的漣波調節裝置。 The present invention relates to a device, and more particularly to a chopper adjustment device for controlling output power and having a frequency tracking function.

近年來,於功率輸出的控制技術上,由於: In recent years, in the control technology of power output, due to:

1.現有漣波控制技術控制功率輸出級的信號頻率隨著負載變大,而信號頻率越大,負載越小而信號頻率越小,無法操作於一固定頻率,增加電磁干擾效應,也更導致過濾電磁干擾的技術設計困難`。 1. The existing chopping control technology controls the signal frequency of the power output stage to increase with the load, and the larger the signal frequency, the smaller the load and the smaller the signal frequency, the inability to operate at a fixed frequency, increasing the electromagnetic interference effect, and also causing Technical design for filtering electromagnetic interference is difficult.

2.現有電源供應器的頻率控制技術,其頻率轉電流(或轉電壓)電路與具有電容回授的積分放大器,所使用的大電容增加晶片面積,且降低頻率響應的速度。 2. The frequency control technology of the existing power supply, the frequency-to-current (or voltage) circuit and the integrating amplifier with capacitance feedback, the large capacitance used increases the chip area and reduces the speed of the frequency response.

如何解決上述問題,是目前研究方向。 How to solve the above problems is the current research direction.

因此,本發明之目的,即在提供一種以調整導通時間解決上述問題且具有頻率追蹤功能的漣波調節裝置。 Accordingly, it is an object of the present invention to provide a chopper adjustment apparatus that solves the above problems by adjusting the on-time and has a frequency tracking function.

於是,本發明漣波調節裝置,包含一個功率輸出級、一個漣波控制級及一個頻率追蹤級。 Thus, the chopper adjustment apparatus of the present invention comprises a power output stage, a chopper control stage and a frequency tracking stage.

功率輸出級接收一輸入電壓及一開關控制信號且產生一輸出電壓,且根據該開關控制信號將該輸入電壓轉換成該輸出電壓。 The power output stage receives an input voltage and a switch control signal and generates an output voltage, and converts the input voltage into the output voltage according to the switch control signal.

漣波控制級接收一終止觸發,且電連接該功率輸出級以判斷該輸出電壓的值是否小於一預設輸出值以決定何時產生一開始觸發,且根據該開始觸發及該終止觸發產生該開關控制信號,其中,該開關控制信號的一導通時間相關於該開始觸發的產生時間點與該終止觸發的接收時間點之時間差。 The chopper control stage receives a termination trigger and electrically connects the power output stage to determine whether the value of the output voltage is less than a preset output value to determine when to generate a start trigger, and generates the switch according to the start trigger and the termination trigger And a control signal, wherein an on-time of the switch control signal is related to a time difference between a generation time point of the start trigger and a reception time point of the termination trigger.

頻率追蹤級,接收一參考時鐘信號,且電連接該漣波制級以判斷該開關控制信號的周期時間是否等同該參考時鐘信號的周期時間,來決定何時產生該終止觸發。 The frequency tracking stage receives a reference clock signal and electrically connects the chopping stage to determine whether a cycle time of the switch control signal is equal to a cycle time of the reference clock signal to determine when the termination trigger is generated.

本發明之另一目的,即在提供一種調整關閉時間以解決上述問題且具有頻率追蹤功能的漣波調節裝置。 Another object of the present invention is to provide a chopper adjusting device that adjusts the off time to solve the above problem and has a frequency tracking function.

本發明該具有頻率追蹤功能的漣波調節裝置包含一個功率輸出級、一個漣波控制級及一個頻率追蹤級。 The chopper adjusting device with frequency tracking function of the invention comprises a power output stage, a chopper control stage and a frequency tracking stage.

功率輸出級接收一輸入電壓及一開關控制信號且產生一輸出電壓,且根據該開關控制信號將該輸入電壓轉換成該輸出電壓。 The power output stage receives an input voltage and a switch control signal and generates an output voltage, and converts the input voltage into the output voltage according to the switch control signal.

漣波控制級接收一終止觸發,且電連接該功率輸出級以判斷該輸出電壓的值是否大於一預設輸出值以決定何時產生一開始觸發,且根據該開始觸發及該終止觸發產生該開關控制信號,其中,該開關控制信號的一關閉時間相關於該開始觸發的產生時間點與該終止觸發的接收時間點之時間差。 The chopper control stage receives a termination trigger and electrically connects the power output stage to determine whether the value of the output voltage is greater than a predetermined output value to determine when to generate a start trigger, and generates the switch according to the start trigger and the termination trigger And a control signal, wherein a turn-off time of the switch control signal is related to a time difference between a start time point of the start trigger and a receive time point of the end trigger.

頻率追蹤級接收一參考時鐘信號,且電連接該漣波控制級以判斷該開關控制信號的周期時間是否等同該參考時鐘信號的周期時間,來決定何時產生該終止觸發。 The frequency tracking stage receives a reference clock signal and electrically connects the chopping control stage to determine whether the cycle time of the switch control signal is equal to the cycle time of the reference clock signal to determine when the termination trigger is generated.

本發明之功效在於鎖定頻率於定頻以使過濾電磁干擾的技術較容易設計,且能節省晶片面積,且加快頻率響應的速度。 The effect of the present invention is to lock the frequency at a fixed frequency so that the technique of filtering electromagnetic interference is easier to design, and the wafer area can be saved and the speed of the frequency response can be accelerated.

2‧‧‧功率輸出級 2‧‧‧Power output stage

Vo‧‧‧輸出電壓 Vo‧‧‧ output voltage

Io‧‧‧輸出電流 Io‧‧‧ output current

Vin‧‧‧輸入電壓 Vin‧‧‧Input voltage

3‧‧‧漣波控制級 3‧‧‧Chopper control level

31‧‧‧偵測器 31‧‧‧Detector

Rf1‧‧‧第一電阻 Rf1‧‧‧first resistance

Rf2‧‧‧第二電阻 Rf2‧‧‧second resistance

32‧‧‧第二比較器 32‧‧‧Second comparator

33‧‧‧SR栓鎖器 33‧‧‧SR latch

S‧‧‧設定端 S‧‧‧Setting end

R‧‧‧重置端 R‧‧‧Reset end

Q‧‧‧輸出端 Q‧‧‧output

‧‧‧反相輸出端 ‧‧‧inverting output

34‧‧‧驅動器 34‧‧‧ drive

Vref‧‧‧參考電壓 Vref‧‧‧reference voltage

Set‧‧‧開始觸發 Set‧‧‧ starts to trigger

Reset‧‧‧終止觸發 Reset‧‧‧Terminate trigger

GD‧‧‧開關控制信號 GD‧‧‧ switch control signal

‧‧‧反相開關控制信號 ‧‧‧Inverted switch control signal

4‧‧‧頻率追蹤級 4‧‧‧frequency tracking level

41‧‧‧頻率相位偵測器 41‧‧‧Frequency phase detector

42‧‧‧導通時間產生器 42‧‧‧ On-time generator

47‧‧‧關閉時間產生器 47‧‧‧Close time generator

A1‧‧‧第一比較器 A1‧‧‧First comparator

A2‧‧‧電壓轉電流電路 A2‧‧‧voltage to current circuit

C1‧‧‧電容 C1‧‧‧ capacitor

S2‧‧‧開關 S2‧‧‧ switch

A3‧‧‧視窗電壓範圍比較器 A3‧‧‧Window Voltage Range Comparator

Vsaw‧‧‧鋸齒電壓 Vsaw‧‧‧ sawtooth voltage

VDD‧‧‧電源電壓 VDD‧‧‧Power supply voltage

VH‧‧‧高準位電壓 VH‧‧‧ high level voltage

VL‧‧‧低準位電壓 VL‧‧‧low level voltage

43‧‧‧分壓器 43‧‧‧Divider

44‧‧‧高準位比較器 44‧‧‧High level comparator

45‧‧‧低準位比較器 45‧‧‧Low level comparator

46‧‧‧SR栓鎖器 46‧‧‧SR latch

IFTC‧‧‧頻率追蹤電流 I FTC ‧‧‧frequency tracking current

VFTC‧‧‧頻率追蹤電壓 V FTC ‧‧‧frequency tracking voltage

5‧‧‧計數器 5‧‧‧ counter

6‧‧‧類比至數位轉換器 6‧‧‧ Analog to Digital Converter

7‧‧‧追頻計數器 7‧‧‧Following counter

UP‧‧‧上數信號 UP‧‧‧Upper signal

DOWN‧‧‧下數信號 DOWN‧‧‧Digital signal

CLKref‧‧‧參考時鐘信號 CLKref‧‧‧ reference clock signal

TON‧‧‧導通時間 T ON ‧‧‧ On time

TOFF‧‧‧關閉時間 T OFF ‧‧‧Closed time

本發明之其他的特徵及功效,將於參照圖式的實施方式中清楚地呈現,其中:圖1是本發明具有頻率追蹤功能的漣波調節裝置之一第一實施例的一方塊圖;圖2是該第一實施例的一電路圖;圖3是第一實施例執行一種追蹤頻率的方法的一流程圖;圖4是第一實施例操作於負載由輕載轉為重載期間的一時序圖;圖5是第一實施例操作於負載由輕載急遽轉為重載的暫態期間的一時序圖; 圖6是第一實施例操作於負載由重載急遽轉為輕載的暫態期間的一時序圖;圖7是本發明具有頻率追蹤功能的漣波調節裝置之一第二實施例的一電路圖;圖8是第二實施例執行一種追蹤頻率的方法的一流程圖;圖9是第二實施例操作於負載由重載轉為輕載期間的一時序圖;圖10是本發明具有頻率追蹤功能的漣波調節裝置之一第三實施例的一電路圖;圖11是本發明具有頻率追蹤功能的漣波調節裝置之一第四實施例的一電路圖;圖12是第四實施例操作於負載由輕載轉為重載期間的一時序圖;圖13是本發明具有頻率追蹤功能的漣波調節裝置之一第五實施例的一電路圖;及圖14是第五實施例操作於負載由輕載轉為重載期間的一時序圖。 Other features and effects of the present invention will be apparent from the following description of the drawings. FIG. 1 is a block diagram of a first embodiment of a chopper adjustment device having a frequency tracking function according to the present invention; 2 is a circuit diagram of the first embodiment; FIG. 3 is a flowchart of a method for performing a tracking frequency in the first embodiment; FIG. 4 is a timing in which the first embodiment operates in a period in which the load is changed from light load to heavy load. Figure 5 is a timing diagram of the first embodiment operating in a transient period in which the load is switched from a light load to a heavy load; 6 is a timing chart of the first embodiment operating in a transient period in which the load is rapidly changed from a heavy load to a light load; and FIG. 7 is a circuit diagram of a second embodiment of the chopper adjusting device having the frequency tracking function of the present invention. 8 is a flow chart of a method for performing a tracking frequency in the second embodiment; FIG. 9 is a timing chart of the second embodiment operating during a load from a heavy load to a light load; FIG. 10 is a frequency tracking method of the present invention; A circuit diagram of a third embodiment of a functional chopper adjustment apparatus; FIG. 11 is a circuit diagram of a fourth embodiment of a chopper adjustment apparatus having a frequency tracking function according to the present invention; and FIG. 12 is a fourth embodiment operating on a load FIG. 13 is a circuit diagram of a fifth embodiment of a chopper adjusting device having a frequency tracking function according to the present invention; and FIG. 14 is a fifth embodiment operating on a load Loaded into a timing diagram during the heavy load period.

在本發明被詳細描述之前,應當注意在以下的說明內容中,類似的元件是以相同的編號來表示。 Before the present invention is described in detail, it should be noted that in the following description, similar elements are denoted by the same reference numerals.

<第一實施例> <First Embodiment>

參閱圖1、2,本發明具有頻率追蹤功能的漣波調節裝置之一第一實施例,包含一個功率輸出級2、一個漣波控制級3及一個頻率追蹤級4。 Referring to Figures 1 and 2, a first embodiment of the chopper adjustment apparatus of the present invention having a frequency tracking function includes a power output stage 2, a chopper control stage 3, and a frequency tracking stage 4.

功率輸出級2產生一輸出電壓Vo及一輸出電流Io至一負載,且接收一輸入電壓Vin及一開關控制信號GD,且根據該開關控制信號GD將該輸入電壓Vin轉換成該輸出電壓Vo,其中,該開關控制信號GD的一周期時間Tsw包括一導通時間TON及一關閉時間TOFF(導通時間TON與周期時間Tsw的比例又稱為脈波占空比duty ratio),Tsw=TON+TOFF,也就是根據導通時間TON決定該輸入電壓Vin補償多少能量至該輸出電壓Vo。當該負載的變化量由輕載漸漸轉為重載期間,該輸出電流Io追隨該負載的變化量漸漸增加,該開始觸發的產生時間點與該終止觸發的接收時間點之時間差漸漸增加,使該開關控制信號GD的導通時間TON漸漸增加,使該開關控制信號GD的周期時間Tsw漸漸增加。 The power output stage 2 generates an output voltage Vo and an output current Io to a load, and receives an input voltage Vin and a switch control signal GD, and converts the input voltage Vin into the output voltage Vo according to the switch control signal GD. The one cycle time Tsw of the switch control signal GD includes an on time T ON and a off time T OFF (the ratio of the on time T ON to the cycle time Tsw is also called the duty ratio duty ratio), Tsw=T ON + T OFF , that is, how much energy is compensated by the input voltage Vin to the output voltage Vo according to the on-time T ON . When the amount of change of the load is gradually changed from the light load to the heavy load period, the output current Io gradually increases with the amount of change of the load, and the time difference between the generation time point of the start trigger and the reception time point of the termination trigger gradually increases. The on-time T ON of the switch control signal GD gradually increases, and the cycle time Tsw of the switch control signal GD gradually increases.

漣波控制級3接收一終止觸發Reset,且電連接該功率輸出級2以判斷該輸出電壓Vo的值是否小於一預設輸出值以決定何時產生一開始觸發,且根據該開始觸發及該終止觸發Reset產生該開關控制信號GD,其中,該開關控制信號GD的一導通時間TON 相關於該開始觸發Set的產生時間點與該終止觸發Reset的接收時間點之時間差。 The chopper control stage 3 receives a termination trigger Reset, and electrically connects the power output stage 2 to determine whether the value of the output voltage Vo is less than a preset output value to determine when to generate a start trigger, and according to the start trigger and the termination Triggering Reset generates the switch control signal GD, wherein an on-time T ON of the switch control signal GD is related to a time difference between a generation time point of the start trigger set and a reception time point of the termination trigger Reset.

頻率追蹤級4接收一參考時鐘信號CLKref,且電連接該漣波控制級3以判斷該開關控制信號GD的一周期時間是否等同該參考時鐘信號CLKref的一周期時間,來決定何時產生該終止觸發Reset,該開關控制信號GD的周期時間的增減追隨於其導通時間的增減。以下將進一步說明,如圖3所示,為本實施例所執行一種追蹤頻率的方法,當開關控制信號GD與參考時鐘信號CLKref的周期時間是相同時,則表示,負載維持不變,若二周期時間是不相同時,則表示負載發生變動,以下將分二種狀況討論: The frequency tracking stage 4 receives a reference clock signal CLKref and electrically connects the chopping control stage 3 to determine whether a cycle time of the switch control signal GD is equal to a cycle time of the reference clock signal CLKref to determine when to generate the termination trigger. Reset, the increase or decrease of the cycle time of the switch control signal GD follows the increase and decrease of its on-time. As will be further explained below, as shown in FIG. 3, a method for tracking frequency is performed in this embodiment. When the cycle time of the switch control signal GD and the reference clock signal CLKref are the same, it indicates that the load remains unchanged. If the cycle time is different, it means that the load changes. The following will be discussed in two situations:

當負載由輕載轉為重載期間,由於被負載抽走電流變多,使輸出電壓Vo下降較快,偵測到此一情形的漣波控制級3需快速驅動功率輸出級2拉回輸出電壓Vo,而加快產生開關控制信號GD的頻率,使得開關控制信號GD的周期時間Tsw<參考時鐘信號CLKref的周期時間Tref,而頻率追蹤級4為了將開關控制信號GD的頻率降下至相同於參考時鐘信號CLKref的頻率,則調降頻率追蹤電壓VFTC↓,使開關控制信號GD的導通時間上升TON↑,而增加開關控制信號GD的周期時間Tsw=TON+TOFF。其中,參數TOFF為關閉時間。 When the load is changed from light load to heavy load, the output voltage Vo drops faster because the current drawn by the load increases, and the chopper control stage 3 that detects this situation needs to quickly drive the power output stage 2 to pull back the output. The voltage Vo is accelerated to generate the frequency of the switch control signal GD such that the cycle time Tsw of the switch control signal GD is < the cycle time Tref of the reference clock signal CLKref, and the frequency tracking stage 4 is to reduce the frequency of the switch control signal GD to the same reference The frequency of the clock signal CLKref is adjusted to lower the frequency tracking voltage V FTC ↓ so that the on-time of the switching control signal GD rises T ON ↑, and the cycle time Tsw=T ON +T OFF of the switching control signal GD is increased. Among them, the parameter T OFF is the off time.

當負載由重載轉為輕載期間,由於頻率追蹤級偵測到開關控制信號的周期時間Tsw>參考時鐘信號的周期時間Tref,而頻率追蹤級4為了將開關控制信號GD的頻率拉升至相同於參考時鐘信號CLKref的頻率,則增加頻率追蹤電壓VFTC↑,而降低開關控制信號GD的導通時間TON↓,而減少開關控制信號GD的周期時間Tsw=TON+TOFFDuring the period from the heavy load to the light load, the frequency tracking stage detects the cycle time Tsw of the switch control signal > the cycle time Tref of the reference clock signal, and the frequency tracking stage 4 pulls the frequency of the switch control signal GD to Similarly to the frequency of the reference clock signal CLKref, the frequency tracking voltage V FTC增加 is increased, and the on-time TON 开关 of the switching control signal GD is lowered, and the cycle time Tsw=T ON +T OFF of the switching control signal GD is reduced.

參閱圖2,在此更進一步說明該漣波控制級3與該頻率追蹤級4的細部元件,該漣波控制級3包括一偵測器31、一第二比較器32、一SR栓鎖器33及一驅動器34。 Referring to FIG. 2, the detailed components of the chopper control stage 3 and the frequency tracking stage 4 are further described. The chopper control stage 3 includes a detector 31, a second comparator 32, and an SR latch. 33 and a driver 34.

偵測器31偵測該輸出電壓Vo以產生一正比於該輸出電壓的偵測電壓,該偵測器31具有串連的一第一電阻Rf1及一第二電阻Rf2。 The detector 31 detects the output voltage Vo to generate a detection voltage proportional to the output voltage. The detector 31 has a first resistor Rf1 and a second resistor Rf2 connected in series.

第二比較器32具有一電連接該偵測器31以接收該偵測電壓的反相輸入端(-),及一接收一正比於該預設輸出值的參考電壓Vref的非反相輸入端(+),當該偵測電壓小於該參考電壓Vref時,則產生該開始觸發Set,其中,參考電壓Vref與預設輸出值的比例等同於偵測電壓與輸出電壓Vo的比例,該比例相關於第一及第二電阻Rf1、Rf2的比值。 The second comparator 32 has an inverting input terminal (-) electrically connected to the detector 31 for receiving the detection voltage, and a non-inverting input terminal receiving a reference voltage Vref proportional to the preset output value. (+), when the detection voltage is less than the reference voltage Vref, the start trigger set is generated, wherein the ratio of the reference voltage Vref to the preset output value is equal to the ratio of the detected voltage to the output voltage Vo, and the ratio is related The ratio of the first and second resistors Rf1, Rf2.

SR栓鎖器33具有一電連接該第二比較器32以接收該開始觸發Set的設定端S、一電連接該頻率追蹤級4以接收該終止觸 發Reset的重置端R、一輸出該開關控制信號GD的輸出端Q及一輸出該反相開關控制信號的反相輸出端The SR latch 33 has a set terminal S electrically connected to the second comparator 32 to receive the start trigger set, a reset terminal R electrically connected to the frequency tracking stage 4 to receive the termination trigger Reset, and an output switch. An output terminal Q of the control signal GD and an output of the inverted switch control signal Inverting output .

驅動器34電連接該SR栓鎖器33的輸出端Q以接收該開關控制信號GD,並將該開關控制信號GD的準位放大以加強驅動能力,再予以輸出至該功率輸出級2。 The driver 34 is electrically connected to the output terminal Q of the SR latch 33 to receive the switch control signal GD, and amplifies the level of the switch control signal GD to enhance the driving capability, and then outputs the power to the power output stage 2.

該頻率追蹤級4包括一頻率相位偵測器41及一導通時間產生器42。 The frequency tracking stage 4 includes a frequency phase detector 41 and an on time generator 42.

頻率相位偵測器4接收該參考時鐘信號CLKref及該開關控制信號GD,且比較該開關控制信號GD與該參考時鐘信號CLKref的一周期時間差以產生一相關於該周期時間差的頻率追蹤電壓VFTC,當該開關控制信號GD的周期時間小於該參考時鐘信號CLKref的周期時間時,則該頻率追蹤電壓VFTC的值隨之減少。在本實施例中,該周期時間差是相關於該開關控制信號GD與該參考時鐘信號CLKref的上升緣的相位差,但不限於此,另一作法為比較該開關控制信號GD與該參考時鐘信號CLKref的下降緣的相位差。 The frequency phase detector 4 receives the reference clock signal CLKref and the switch control signal GD, and compares a cycle time difference between the switch control signal GD and the reference clock signal CLKref to generate a frequency tracking voltage V FTC related to the cycle time difference. When the cycle time of the switch control signal GD is less than the cycle time of the reference clock signal CLKref, the value of the frequency tracking voltage V FTC is decreased. In this embodiment, the cycle time difference is a phase difference related to the rising edge of the switch control signal GD and the reference clock signal CLKref, but is not limited thereto. Another method is to compare the switch control signal GD with the reference clock signal. The phase difference of the falling edge of CLKref.

導通時間產生器42電連接該頻率相位偵測器41以接收該頻率追蹤電壓VFTC,且根據該頻率追蹤電壓VFTC產生該終止觸發Reset,每次產生該終止觸發Reset的間隔時間反相關於該頻率追蹤電壓VFTC的值,當該頻率追蹤電壓VFTC的值減少,則該間隔 時間增加。該導通時間產生器42包括一電壓轉電流電路A2、一電容C1、一第一比較器A1及一開關S2。 Timing generator 42 is electrically connected to the phase frequency detector 41 receives the voltage V FTC frequency tracking, and the tracking voltage V FTC generating the terminating trigger Reset According to this frequency, the termination trigger is generated each time interval on the inverted Reset The frequency tracks the value of the voltage V FTC , and as the value of the frequency tracking voltage V FTC decreases, the interval increases. The on-time generator 42 includes a voltage-to-current circuit A2, a capacitor C1, a first comparator A1, and a switch S2.

電壓轉電流電路A2電連接該頻率相位偵測器41以接收該頻率追蹤電壓VFTC,並將該頻率追蹤電壓VFTC轉換成一頻率追蹤電流IFTC。IFTC=gm×VFTC,其中參數gm為電壓轉電流電路A2的一轉導值。 The voltage-to-current circuit A2 is electrically connected to the frequency phase detector 41 to receive the frequency tracking voltage V FTC and convert the frequency tracking voltage V FTC into a frequency tracking current I FTC . I FTC = gm × V FTC , where the parameter gm is a transconductance value of the voltage-to-current circuit A2.

電容C1電連接該電壓轉電流電路A2以接收該頻率追蹤電流IFTC,而充電產生一鋸齒電壓Vsaw。 The capacitor C1 is electrically connected to the voltage-to-current circuit A2 to receive the frequency tracking current I FTC , and the charging generates a sawtooth voltage Vsaw.

第一比較器A1具有一電連接該電容C1以接收該鋸齒電壓Vsaw的非反相輸入端(+)及一接收一臨界電壓VD的反相輸入端(-),當該鋸齒電壓Vsaw大於該臨界電壓VD時,則產生該終止觸發Reset。由電容C1、頻率追蹤電流IFTC可推得TON=(C1×VD)/IFTCThe first comparator A1 has a non-inverting input terminal (+) electrically connected to the capacitor C1 to receive the sawtooth voltage Vsaw and an inverting input terminal (-) receiving a threshold voltage V D when the sawtooth voltage Vsaw is greater than When the threshold voltage V D is reached, the termination trigger Reset is generated. From the capacitor C1 and the frequency tracking current I FTC , T ON = (C1 × V D ) / I FTC can be derived.

開關S2並聯於該電容C1,且受一反相開關控制信號控制於導通與不導通間切換,當開關S2導通時,則將該電容C1的該鋸齒電壓Vsaw放電,該反相開關控制信號的相位相反於該開關控制信號GD的相位。 The switch S2 is connected in parallel to the capacitor C1 and is controlled by an inverting switch Controlling switching between conduction and non-conduction, when the switch S2 is turned on, discharging the sawtooth voltage Vsaw of the capacitor C1, the reverse switching control signal The phase is opposite to the phase of the switch control signal GD.

如圖4所示,為本實施例操作於負載由輕載轉為重載期間的時序圖,為了使開關控制信號GD的頻率能漸漸下降接近參考時鐘信號,而頻率相位偵測器41漸漸降低頻率追蹤電壓VFTC,而 使頻率追蹤電流IFTC也漸漸降低,使電容C1充電時間漸漸增加,使鋸齒電壓Vsaw每次拉升至臨界電壓VD的時間漸漸增加,每次產生終止觸發Reset的間隔時間漸漸增加,而使該開始觸發Set的產生時間點與該終止觸發Reset的接收時間點之時間差也漸漸增加,使開關控制信號GD的導通時間TON也漸漸增加,而最後使開關控制信號GD與參考時鐘信號CLKref的頻率一樣。當本實施例操作於負載由輕載急遽轉為重載的暫態期間、或由重載急遽轉為輕載的暫態期間,其對應時序分別如圖5、圖6所示,當負載由重載急遽轉為輕載的暫態期間,輸出電壓Vo快速升高,遠大於預設輸出值(也就是圖6中的過沖電壓),則第二比較器32不會輸出開始觸發Set,SR栓鎖器33的輸出端Q不會輸出開關控制信號GD,此期間驅動器34沒有任何脈衝輸出給功率輸出級2(也就是圖6中的脈衝省略),此時輸出電壓Vo將會漸漸降低。當輸出電壓Vo又再次降低到小於預設輸出值,則第二比較器32輸出開始觸發Set,SR栓鎖器33的輸出端Q輸出開關控制信號GD。由於負載處於輕載狀態,仍然有輕微的電流輸出需求,故頻率追蹤電壓VFTC將會慢慢降低,而使得開關控制信號GD的導通時間TON慢慢增加,以提供負載在輕載狀態下的電流需求。 As shown in FIG. 4, in the embodiment, the timing diagram of the load from the light load to the heavy load period is operated. In order to gradually decrease the frequency of the switch control signal GD close to the reference clock signal, the frequency phase detector 41 gradually decreases. The frequency is tracked by the voltage V FTC , and the frequency tracking current I FTC is also gradually decreased, so that the charging time of the capacitor C1 is gradually increased, and the time for the sawtooth voltage Vsaw to rise to the threshold voltage V D is gradually increased each time, and each time the termination trigger Reset is generated. The interval time is gradually increased, and the time difference between the generation time point of the start trigger set and the reception time point of the termination trigger reset is gradually increased, so that the on-time T ON of the switch control signal GD is gradually increased, and finally the switch control signal is caused. GD is the same frequency as the reference clock signal CLKref. When the present embodiment operates during a transient period in which the load is switched from a light load to a heavy load, or from a heavy load to a light load, the corresponding timing is as shown in FIG. 5 and FIG. 6, respectively. During the transient period when the heavy load is rushed to light load, the output voltage Vo rises rapidly, which is much larger than the preset output value (that is, the overshoot voltage in FIG. 6), and the second comparator 32 does not output the start trigger Set. The output terminal Q of the SR latch 33 does not output the switch control signal GD. During this period, the driver 34 does not have any pulse output to the power output stage 2 (that is, the pulse in FIG. 6 is omitted), and the output voltage Vo will gradually decrease. . When the output voltage Vo drops again to less than the preset output value, the second comparator 32 outputs a start trigger set, and the output terminal Q of the SR latch 33 outputs the switch control signal GD. Since the load is in a light load state and there is still a slight current output demand, the frequency tracking voltage V FTC will gradually decrease, and the on-time T ON of the switch control signal GD is gradually increased to provide the load under light load conditions. Current demand.

<第二實施例> <Second embodiment>

參閱圖7,本發明具有頻率追蹤功能的漣波調節裝置之一第二實施例,與第一實施例差別在於:第二實施例的是調整關閉時間TOFF,來改變開關導通信號GD的周期時間,也就是該漣波控制級3產生該開關導通信號GD的方式也不同。該頻率追蹤級中也以關閉時間產生器47產生該終止觸發Reset。 Referring to FIG. 7, a second embodiment of the chopper adjusting device with frequency tracking function of the present invention differs from the first embodiment in that the second embodiment adjusts the off time TOFF to change the switch on signal GD. The cycle time, that is, the manner in which the chopper control stage 3 generates the switch turn-on signal GD is also different. The termination trigger Reset is also generated by the shutdown time generator 47 in the frequency tracking stage.

漣波控制級3接收一終止觸發Reset,且電連接該功率輸出級2以判斷該輸出電壓Vo的值是否大於一預設輸出值以決定何時產生一開始觸發Set,且根據該開始觸發Set及該終止觸發Reset產生該開關控制信號GD,其中,該開關控制信號GD的一關閉時間TOFF相關於該開始觸發Set的產生時間點與該終止觸發Reset的接收時間點之時間差。 The chopper control stage 3 receives a termination trigger Reset, and electrically connects the power output stage 2 to determine whether the value of the output voltage Vo is greater than a preset output value to determine when to generate a start trigger Set, and trigger the Set according to the start The termination trigger Reset generates the switch control signal GD, wherein an off time T OFF of the switch control signal GD is related to a time difference between a generation time point of the start trigger set and a reception time point of the termination trigger Reset.

以下進一步說明,該漣波控制級3包括一偵測器31、一第二比較器32、一SR栓鎖器33及一驅動器34。 As further described below, the chopping control stage 3 includes a detector 31, a second comparator 32, an SR latch 33, and a driver 34.

偵測器31偵測該輸出電壓Vo以產生一正比於該輸出電壓Vo的偵測電壓,該偵測器31具有串連的一第一電阻Rf1及一第二電阻Rf2。 The detector 31 detects the output voltage Vo to generate a detection voltage proportional to the output voltage Vo. The detector 31 has a first resistor Rf1 and a second resistor Rf2 connected in series.

第二比較器32具有一電連接該偵測器31以接收該偵測電壓的非反相輸入端(+),及一接收一正比於該預設輸出值的參考電壓Vref的反相輸入端(-),當該偵測電壓大於該參考電壓Vref時,則產生該開始觸發Set。其中,參考電壓Vref與預設輸出 值的比例等同於偵測電壓與輸出電壓Vo的比例,該比例相關於第一及第二電阻Rf1、Rf2的比值。 The second comparator 32 has a non-inverting input terminal (+) electrically connected to the detector 31 for receiving the detection voltage, and an inverting input terminal for receiving a reference voltage Vref proportional to the preset output value. (-), when the detection voltage is greater than the reference voltage Vref, the start trigger Set is generated. Wherein, the reference voltage Vref and the preset output The ratio of the values is equivalent to the ratio of the detected voltage to the output voltage Vo, which is related to the ratio of the first and second resistors Rf1, Rf2.

SR栓鎖器33具有一電連接該第二比較器32以接收該開始觸發Set的設定端S、一電連接該第一比較器A1以接收該終止觸發Reset的重置端R、一輸出該開關控制信號GD的反相輸出端及一輸出一反相開關控制信號的輸出端Q。 The SR latch 33 has a set terminal S electrically connected to the second comparator 32 to receive the start trigger set, a reset terminal R electrically connected to the first comparator A1 to receive the termination trigger Reset, and an output. Inverting output of switch control signal GD And an output-inverting switch control signal Output Q.

驅動器34電連接該SR栓鎖器33的反相輸出端Q以接收該開關控制信號GD,並將該開關控制信號GD的準位放大以加強驅動能力,再予以輸出至該功率輸出級2。 The driver 34 is electrically connected to the inverting output terminal Q of the SR latch 33 to receive the switch control signal GD, and amplifies the level of the switch control signal GD to enhance the driving capability, and then outputs the power to the power output stage 2.

如圖8所示,為第二實施例所執行一種追蹤頻率的方法,當開關控制信號GD與參考時鐘信號CLKref的周期時間是相同時,則表示,負載維持不變,若二周期時間是不相同時,則表示負載發生變動,以下將分二種狀況討論: As shown in FIG. 8, a method for tracking frequency is performed for the second embodiment. When the cycle time of the switch control signal GD and the reference clock signal CLKref are the same, it means that the load remains unchanged, if the two cycle time is not When they are the same, it means that the load changes. The following will be discussed in two situations:

當負載由重載轉為輕載期間,由於頻率追蹤級4偵測到開關控制信號GD的周期時間Tsw<參考時鐘信號CLKref的周期時間Tref,而減少頻率追蹤電壓VFTC↓,而增加開關控制信號GD的關閉時間TOFF↑,而增加開關控制信號GD的周期時間Tsw=TON+TOFFDuring the period from the heavy load to the light load, the frequency tracking stage 4 detects the cycle time Tsw of the switch control signal GD < the cycle time Tref of the reference clock signal CLKref, and reduces the frequency tracking voltage V FTC ↓, and increases the switch control. The off time T OFF信号 of the signal GD is increased, and the cycle time Tsw=T ON +T OFF of the switch control signal GD is increased.

當負載由輕載轉為重載期間,由於頻率追蹤級4偵測到開關控制信號GD的周期時間Tsw>參考時鐘信號CLKref的周期 時間Tref,而增加頻率追蹤電壓VFTC↑,而降低開關控制信號GD的關閉時間TOFF↓,而降低開關控制信號GD的周期時間Tsw=TON+TOFFWhen the load is changed from light load to heavy load, since the frequency tracking stage 4 detects the cycle time Tsw of the switch control signal GD> the cycle time Tref of the reference clock signal CLKref, the frequency tracking voltage V FTC增加 is increased, and the switch control is lowered. The off time T OFF信号 of the signal GD is decreased, and the cycle time Tsw=T ON +T OFF of the switch control signal GD is lowered.

如圖9所示,為本實施例操作於負載由重載轉為輕載期間的時序圖,為了使開關控制信號GD的頻率能漸漸下降接近參考時鐘信號CLKref,而頻率相位偵測器41漸漸降低頻率追蹤電壓VFTC,而使頻率追蹤電流IFTC也漸漸降低,使電容C1充電時間漸漸增加,使鋸齒電壓Vsaw每次拉升至臨界電壓VD的時間漸漸增加,每次產生終止觸發Reset的間隔時間漸漸增加,而使該開始觸發Set的產生時間點與該終止觸發Reset的接收時間點之時間差也漸漸增加,使開關控制信號GD的關閉時間TOFF也漸漸增加,而最後使開關控制信號GD與參考時鐘信號CLKref的頻率一樣。 As shown in FIG. 9 , in the embodiment, the timing diagram of the load during the period from the heavy load to the light load is performed. In order to gradually decrease the frequency of the switch control signal GD close to the reference clock signal CLKref, the frequency phase detector 41 gradually becomes The frequency tracking voltage V FTC is lowered, and the frequency tracking current I FTC is also gradually decreased, so that the charging time of the capacitor C1 is gradually increased, and the time for the sawtooth voltage Vsaw to rise to the threshold voltage V D is gradually increased each time, and a termination trigger is generated each time. interval gradually increases, so that the start trigger generation time Set with the terminating the trigger point of the Reset reception timing difference gradually increases, so that the switching control signal GD off time T oFF gradually increased, and finally the switch control The signal GD is the same as the frequency of the reference clock signal CLKref.

<第三實施例> <Third embodiment>

參閱圖10,本發明具有頻率追蹤功能的漣波調節裝置之一第三實施例,與第一實施例差別在於:該導通時間產生器42包括一電壓轉電流電路A2、一電容C1、一視窗電壓範圍比較器A3,及一開關S2。 Referring to FIG. 10, a third embodiment of the chopper adjusting device with frequency tracking function of the present invention differs from the first embodiment in that the on-time generator 42 includes a voltage-to-current circuit A2, a capacitor C1, and a window. Voltage range comparator A3, and a switch S2.

電壓轉電流電路A2電連接該頻率相位偵測器41以接收該頻率追蹤電壓VFTC,並將該頻率追蹤電壓VFTC轉換成一電流IFTCThe voltage-to-current circuit A2 is electrically connected to the frequency phase detector 41 to receive the frequency tracking voltage V FTC and convert the frequency tracking voltage V FTC into a current I FTC .

電容C1電連接該電壓轉電流電路A2以接收該電流IFTC,而充電產生一鋸齒電壓Vsaw。 The capacitor C1 is electrically connected to the voltage-to-current circuit A2 to receive the current I FTC , and the charging generates a sawtooth voltage Vsaw.

視窗電壓範圍比較器A3電連接該電容C1以接收該鋸齒電壓,並比較該鋸齒電壓Vsaw與一視窗電壓範圍,該視窗電壓範圍界定於一高準位電壓VH及一低準位電壓VL之間,當該鋸齒電壓Vsaw大於該高準位電壓VH時,則產生該終止觸發Reset,當該鋸齒電壓Vsaw小於低高準位電壓VL時,則拉下該終止觸發Reset。該視窗電壓範圍比較器A3包括一分壓器43、一高準位比較器44、一低準位比較器45及一SR栓鎖器46。 The window voltage range comparator A3 is electrically connected to the capacitor C1 to receive the sawtooth voltage, and compares the sawtooth voltage Vsaw with a window voltage range defined between a high level voltage VH and a low level voltage VL. When the sawtooth voltage Vsaw is greater than the high level voltage VH, the termination trigger Reset is generated. When the sawtooth voltage Vsaw is less than the low high level voltage VL, the termination trigger Reset is pulled down. The window voltage range comparator A3 includes a voltage divider 43, a high level comparator 44, a low level comparator 45, and an SR latch 46.

分壓器43接收一電源電壓VDD,且將該電源電壓VDD分壓成該高準位電壓VH及該低準位電壓VL。高準位比較器44具有一接收該高準位電壓VH的反相輸入端(-)及一電連接該電容C1以接收該鋸齒電壓Vsaw的非反相輸入端(+),當該鋸齒電壓Vsaw大於該高準位電壓VH時,則產生一重置觸發。低準位比較器45具有一接收該低準位電壓VL的非反相輸入端(+)及一電連接該電容C1以接收該鋸齒電壓Vsaw的反相輸入端(-),當該鋸齒電壓Vsaw小於該低準位電壓VL時,則產生一設定觸發。SR栓鎖器46具有一電連接該高準位比較器44以接收該重置觸發的重置端R、一電連接該低準位比較器45以接收該設定觸發的設定端S、一輸出該 終止觸發Reset的輸出端Q,及一輸出該反終止觸發的反相輸出端The voltage divider 43 receives a power supply voltage VDD and divides the power supply voltage VDD into the high level voltage VH and the low level voltage VL. The high level comparator 44 has an inverting input terminal (-) receiving the high level voltage VH and a non-inverting input terminal (+) electrically connected to the capacitor C1 to receive the sawtooth voltage Vsaw, when the sawtooth voltage When Vsaw is greater than the high level voltage VH, a reset trigger is generated. The low level comparator 45 has a non-inverting input terminal (+) receiving the low level voltage VL and an inverting input terminal (-) electrically connected to the capacitor C1 to receive the sawtooth voltage Vsaw, when the sawtooth voltage When Vsaw is less than the low level voltage VL, a set trigger is generated. The SR latch 46 has a reset terminal R electrically connected to the high level comparator 44 to receive the reset trigger, and a set terminal S and an output electrically connected to the low level comparator 45 to receive the set trigger. The termination triggers the output terminal Q of the Reset, and an inverted output terminal that outputs the reverse termination trigger .

開關S2並聯於該電容C1,且受一反終止觸發控制於導通與不導通間切換,當開關S2導通時,則將該電容C1的該鋸齒電壓Vsaw放電。 The switch S2 is connected in parallel to the capacitor C1, and is controlled by a reverse termination trigger to switch between conduction and non-conduction. When the switch S2 is turned on, the sawtooth voltage Vsaw of the capacitor C1 is discharged.

<第四實施例> <Fourth embodiment>

參閱圖11,本發明具有頻率追蹤功能的漣波調節裝置之一第四實施例,與第一實施例差別在於:以數位計數方式來決定開關控制信號GD的周期時間;具體技術差別為,該導通時間產生器42包括一類比至數位轉換器5及一計數器6。 Referring to FIG. 11, a fourth embodiment of the chopper adjusting device with frequency tracking function of the present invention differs from the first embodiment in that the cycle time of the switch control signal GD is determined by a digital counting method; the specific technical difference is that The on-time generator 42 includes an analog to digital converter 5 and a counter 6.

類比至數位轉換器5電連接該頻率相位偵測器41以接收該頻率追蹤電壓VFTC,並將該頻率追蹤電壓VFTC轉換成一邏輯值,再將該邏輯值反相以產生一數位碼。計數器6電連接該類比至數位轉換器5以接收該數位碼,當每次計數完該數位碼時,產生該終止觸發Reset。 The analog to digital converter 5 is electrically coupled to the frequency phase detector 41 to receive the frequency tracking voltage V FTC , convert the frequency tracking voltage V FTC to a logic value, and invert the logic value to generate a digital code. The counter 6 is electrically coupled to the analog to digital converter 5 to receive the digital code, and the termination trigger Reset is generated each time the digital code is counted.

如圖12所示,為本實施例操作於負載由輕載轉為重載期間的時序圖,為了使開關控制信號GD的頻率能漸漸下降接近參考時鐘信號CLKref,而頻率相位偵測器41漸漸降低頻率追蹤電壓VFTC,而使邏輯值漸漸變小,而反相於該邏輯值的數位碼則漸漸增加,使計數器5每次需要計數時間漸漸增加,使每次產生終止觸發 Reset的間隔時間漸漸增加,而使該開始觸發Set的產生時間點與該終止觸發Reset的接收時間點之時間差也漸漸增加,使開關控制信號GD的導通時間TON也漸漸增加,而最後使開關控制信號GD與參考時鐘信號CLKref的頻率一樣。其中,參數CNT[3:0]定義為四位元的數位碼,參數TON,1~TON,16表示對應不同數位碼的導通時間,CNT[3:0]=0000、0001、0010...1110、1111,則分別表示TON,1、TON,2、TON,3...TON,15、TON,16。而在圖12中,限於版面為方便說明,於0010、1110間的其餘數位碼省略畫出。 As shown in FIG. 12, in the embodiment, the timing diagram of the load during the period from the light load to the heavy load is performed. In order to gradually decrease the frequency of the switch control signal GD close to the reference clock signal CLKref, the frequency phase detector 41 gradually becomes The frequency tracking voltage V FTC is decreased, and the logic value is gradually decreased, and the digit code inverted to the logic value is gradually increased, so that the counter 5 needs to gradually increase the counting time each time, so that the interval between the termination of the trigger is generated each time. Increasingly, the time difference between the generation time point of the start trigger set and the reception time point of the termination trigger reset is gradually increased, so that the on-time T ON of the switch control signal GD is gradually increased, and finally the switch control signal GD is The frequency of the reference clock signal CLKref is the same. Among them, the parameter CNT[3:0] is defined as a four-digit digit code, the parameter T ON, 1 ~ T ON, 16 indicates the on-time corresponding to different digit code, CNT[3:0]=0000, 0001, 0010. ..1110, 1111, respectively, represent T ON, 1 , T ON, 2 , T ON, 3 ... T ON, 15 , T ON, 16 . In FIG. 12, the layout is limited to the convenience of explanation, and the remaining digit codes between 0010 and 1110 are omitted.

<第五實施例> <Fifth Embodiment>

參閱圖13,本發明具有頻率追蹤功能的漣波調節裝置之一第五實施例,與第一實施例差別在於:該頻率追蹤級4包括一頻率相位偵測器41及一追頻計數器7。 Referring to FIG. 13, a fifth embodiment of the chopper adjusting device with frequency tracking function of the present invention differs from the first embodiment in that the frequency tracking stage 4 includes a frequency phase detector 41 and a frequency tracking counter 7.

頻率相位偵測器41接收該參考時鐘信號CLKref及該開關控制信號GD,且比較該開關控制信號GD與該參考時鐘信號CLKref的一周期時間差以產生一上數信號UP或一下數信號DOWN,當該開關控制信號GD的周期時間大於該參考時鐘信號CLKref的周期時間時,則產生該上數信號UP,當該開關控制信號GD的周期時間小於該參考時鐘信號CLKref的周期時間時,則產生該下數信號DOWN。 The frequency phase detector 41 receives the reference clock signal CLKref and the switch control signal GD, and compares a cycle time difference between the switch control signal GD and the reference clock signal CLKref to generate an up signal UP or a down signal DOWN. When the cycle time of the switch control signal GD is greater than the cycle time of the reference clock signal CLKref, the upper signal UP is generated. When the cycle time of the switch control signal GD is less than the cycle time of the reference clock signal CLKref, the The lower number signal is DOWN.

追頻計數器7電連接該頻率相位偵測器41以接收該上數信號UP或該下數信號DOWN,並據以增減一目標計數值,當計數到該目標計數值時產生該終止觸發Reset,當接收該下數信號DOWN時,則增加該目標計數值,當接收該上數信號UP時,則減少該目標計數值,當皆沒有接收該上數信號UP及該下數信號DOWN時,則維持該目標計數值不變。當負載由輕載轉為重載期間,本實施例的操作時序圖,如圖14所示。 The frequency counter 71 is electrically connected to the frequency phase detector 41 to receive the up signal UP or the down signal DOWN, and to increase or decrease a target count value. When the target count value is counted, the termination trigger Reset is generated. When receiving the down signal DOWN, the target count value is increased. When the up signal UP is received, the target count value is decreased. When the up signal UP and the down signal DOWN are not received, Then the target count value is maintained unchanged. When the load is changed from light load to heavy load, the operation timing chart of this embodiment is as shown in FIG.

上述所提之本發明第三實施例、第四實施例、第五實施例皆是調整導通時間TON來改變開關導通信號GD的周期時間來實現追蹤參考時鐘信號CLKref頻率的目的。上述三個實施例亦可比照第二實施例精神,以調整關閉時間TOFF來改變開關導通信號GD的周期時間來實現追蹤參考時鐘信號CLKref頻率的目的,但在此不再贅述。 The third embodiment, the fourth embodiment, and the fifth embodiment of the present invention are both for adjusting the on-time T ON to change the cycle time of the switch-on signal GD to achieve the purpose of tracking the frequency of the reference clock signal CLKref. The above-described three embodiments of the second embodiment mutatis mutandis also spirit, to adjust the off time T OFF switch is turned to change the cycle time of the signal GD to achieve the purpose of tracking the frequency of the reference clock signal CLKref, but are not repeated here.

綜上所述,上述實施例具有以下優點: In summary, the above embodiment has the following advantages:

1.本案技術當負載變為輕載或重載時,由於頻率追蹤級4會追蹤開關控制信號GD的頻率以鎖定成如同參考時鐘信號CLKref的頻率,達到定頻改善電磁干擾效應,也容易設計過濾電磁干擾的技術。 1. When the load becomes light load or heavy load, the frequency tracking stage 4 will track the frequency of the switch control signal GD to lock into the frequency like the reference clock signal CLKref, and achieve a fixed frequency to improve the electromagnetic interference effect, and is also easy to design. A technique for filtering electromagnetic interference.

2.相較於現有頻率控制技術,本案以頻率相位偵測器41取代頻率轉電流(或轉電壓)電路與積分放大器,能節省晶片面積,且加快頻率響應的速度,故確實能達成本發明之目的。 2. Compared with the existing frequency control technology, the frequency phase detector 41 replaces the frequency-to-current (or voltage) circuit and the integrating amplifier, which can save the wafer area and speed up the frequency response, so the invention can be achieved. The purpose.

惟以上所述者,僅為本發明之實施例而已,當不能以此限定本發明實施之範圍,凡是依本發明申請專利範圍及專利說明書內容所作之簡單的等效變化與修飾,皆仍屬本發明專利涵蓋之範圍內。 However, the above is only the embodiment of the present invention, and the scope of the invention is not limited thereto, and all the equivalent equivalent changes and modifications according to the scope of the patent application and the patent specification of the present invention are still The scope of the invention is covered.

2‧‧‧功率輸出級 2‧‧‧Power output stage

Vo‧‧‧輸出電壓 Vo‧‧‧ output voltage

Io‧‧‧輸出電流 Io‧‧‧ output current

Vin‧‧‧輸入電壓 Vin‧‧‧Input voltage

3‧‧‧漣波控制級 3‧‧‧Chopper control level

4‧‧‧頻率追蹤級 4‧‧‧frequency tracking level

Claims (12)

一種具有頻率追蹤功能的漣波調節裝置,包含:一個功率輸出級,接收一輸入電壓及一開關控制信號且產生一輸出電壓,且根據該開關控制信號將該輸入電壓轉換成該輸出電壓;一個漣波控制級,接收一終止觸發,且電連接該功率輸出級以判斷該輸出電壓的值是否小於一預設輸出值以決定何時產生一開始觸發,且根據該開始觸發及該終止觸發產生該開關控制信號,其中,該開關控制信號的一導通時間相關於該開始觸發的產生時間點與該終止觸發的接收時間點之時間差;及一個頻率追蹤級,接收一參考時鐘信號,且電連接該漣波控制級以判斷該開關控制信號的一周期時間是否等同該參考時鐘信號的一周期時間,來決定何時產生該終止觸發,而使該漣波控制級根據該終止觸發來增減該開關控制信號的周期時間以趨近於該參考時鐘信號的周期時間,該開關控制信號的周期時間的增減追隨於其導通時間的增減。 A chopper adjusting device with frequency tracking function includes: a power output stage receiving an input voltage and a switch control signal and generating an output voltage, and converting the input voltage into the output voltage according to the switch control signal; The chopper control stage receives a termination trigger and electrically connects the power output stage to determine whether the value of the output voltage is less than a preset output value to determine when a start trigger is generated, and generates the start trigger and the termination trigger according to the start trigger a switch control signal, wherein an on-time of the switch control signal is related to a time difference between a start time point of the start trigger and a receive time point of the end trigger; and a frequency tracking stage receiving a reference clock signal and electrically connecting the The chopper control stage determines whether a cycle time of the switch control signal is equal to a cycle time of the reference clock signal to determine when the termination trigger is generated, and causes the chopper control stage to increase or decrease the switch control according to the termination trigger The cycle time of the signal is close to the cycle time of the reference clock signal, which is Increase or decrease the cycle time of the control signal to follow the increase or decrease its on-time. 如請求項1所述的漣波調節裝置,其中,該功率輸出級更產生一輸出電流至一負載,當該負載的變化量由輕載漸漸轉為重載期間,該輸出電流追隨該負載的變化量漸漸增加,該開始觸發的產生時間點與該終止觸發的接收時間點之時間差漸漸增加,使該開關控制信號的該導通時間漸漸增加,使該開關控制信號的周期時間漸漸增加。 The chopper adjusting device of claim 1, wherein the power output stage further generates an output current to a load, and when the amount of change of the load is gradually changed from a light load to a heavy load, the output current follows the load. The amount of change gradually increases, and the time difference between the generation time point of the start trigger and the reception time point of the termination trigger gradually increases, so that the conduction time of the switch control signal gradually increases, and the cycle time of the switch control signal gradually increases. 如請求項1所述的漣波調節裝置,其中,該頻率追蹤級包括:一頻率相位偵測器,接收該參考時鐘信號及該開關控制信號,且比較該開關控制信號與該參考時鐘信號的一周期時間差以產生一相關於該周期時間差的頻率追蹤電壓;及一導通時間產生器,電連接該頻率相位偵測器以接收該頻率追蹤電壓,且根據該頻率追蹤電壓產生該終止觸發,每次產生該終止觸發的間隔時間反相關於該頻率追蹤電壓的值,當該頻率追蹤電壓的值減少,則該間隔時間增加。 The chopper adjusting device of claim 1, wherein the frequency tracking stage comprises: a frequency phase detector, receiving the reference clock signal and the switch control signal, and comparing the switch control signal with the reference clock signal a cycle time difference to generate a frequency tracking voltage associated with the cycle time difference; and a conduction time generator electrically coupled to the frequency phase detector to receive the frequency tracking voltage, and generating the termination trigger according to the frequency tracking voltage, each The interval at which the termination trigger is generated in turn reverses the value of the frequency tracking voltage, and as the value of the frequency tracking voltage decreases, the interval increases. 如請求項3所述的漣波調節裝置,其中,該周期時間差是相關於該開關控制信號與該參考時鐘信號的上升緣的相位差。 The chopper adjusting device of claim 3, wherein the cycle time difference is a phase difference related to a rising edge of the switch control signal and the reference clock signal. 如請求項3所述的漣波調節裝置,其中,該導通時間產生器包括:一電壓轉電流電路,電連接該頻率相位偵測器以接收該頻率追蹤電壓,並將該頻率追蹤電壓轉換成一電流;一電容,電連接該電壓轉電流電路以接收該電流,而充電產生一鋸齒電壓;一第一比較器,具有一電連接該電容以接收該鋸齒電壓的非反相輸入端及一接收一臨界電壓的反相輸入端,當該鋸齒電壓大於該臨界電壓時,則產生該終止觸發;及一開關,並聯於該電容,且受一反相開關控制信號控制於導通與不導通間切換,當開關導通時,則將該電容的該鋸 齒電壓放電,該反相開關控制信號的相位相反於該開關控制信號的相位。 The chopper adjusting device of claim 3, wherein the on-time generator comprises: a voltage-to-current circuit electrically connected to the frequency phase detector to receive the frequency tracking voltage, and converting the frequency tracking voltage into a a current, a capacitor electrically connected to the voltage to current circuit to receive the current, and charging to generate a sawtooth voltage; a first comparator having a non-inverting input electrically connected to the capacitor to receive the sawtooth voltage and receiving An inverting input terminal of a threshold voltage, the termination trigger is generated when the sawtooth voltage is greater than the threshold voltage; and a switch is connected in parallel to the capacitor and controlled by an inverting switch control signal to switch between conduction and non-conduction When the switch is turned on, the saw of the capacitor The tooth voltage is discharged, and the phase of the inverting switch control signal is opposite to the phase of the switch control signal. 如請求項3所述的漣波調節裝置,其中,該導通時間產生器包括:一電壓轉電流電路,電連接該頻率相位偵測器以接收該頻率追蹤電壓,並將該頻率追蹤電壓轉換成一電流;一電容,電連接該電壓轉電流電路以接收該電流,而充電產生一鋸齒電壓;一視窗電壓範圍比較器,電連接該電容以接收該鋸齒電壓,並比較該鋸齒電壓與一視窗電壓範圍,該視窗電壓範圍界於一高準位電壓及一低準位電壓間,當該鋸齒電壓大於該高準位電壓時,則產生該終止觸發,當該鋸齒電壓小於低高準位電壓時,則拉下該終止觸發;及一開關,並聯於該電容,且受一反終止觸發控制於導通與不導通間切換,當開關導通時,則將該電容的該鋸齒電壓放電。 The chopper adjusting device of claim 3, wherein the on-time generator comprises: a voltage-to-current circuit electrically connected to the frequency phase detector to receive the frequency tracking voltage, and converting the frequency tracking voltage into a a current, a capacitor electrically connected to the voltage-to-current circuit to receive the current, and charging to generate a sawtooth voltage; a window voltage range comparator electrically connecting the capacitor to receive the sawtooth voltage and comparing the sawtooth voltage to a window voltage Range, the window voltage range is between a high level voltage and a low level voltage. When the sawtooth voltage is greater than the high level voltage, the termination trigger is generated when the sawtooth voltage is lower than the low high level voltage. Pulling the termination trigger; and a switch connected in parallel to the capacitor, and being controlled by a reverse termination trigger to switch between conduction and non-conduction. When the switch is turned on, the sawtooth voltage of the capacitor is discharged. 如請求項6所述的漣波調節裝置,其中,該視窗電壓範圍比較器包括:一分壓器,接收一電源電壓,且將該電源電壓分壓成該高準位電壓及該低準位電壓;一高準位比較器,具有一接收該高準位電壓的反相輸入端及一電連接該電容以接收該鋸齒電壓的非反相輸入端,當該鋸齒電壓大於該高準位電壓時,則產生一重置觸發; 一低準位比較器,具有一接收該低準位電壓的非反相輸入端及一電連接該電容以接收該鋸齒電壓的反相輸入端,當該鋸齒電壓小於該低準位電壓時,則產生一設定觸發;及一SR栓鎖器,具有一電連接該高準位比較器以接收該重置觸發的重置端、一電連接該低準位比較器以接收該設定觸發的設定端、一輸出該終止觸發的輸出端,及一輸出該反終止觸發的反相輸出端。 The chopper adjustment device of claim 6, wherein the window voltage range comparator comprises: a voltage divider that receives a power supply voltage and divides the power supply voltage into the high level voltage and the low level a high-level comparator having an inverting input receiving the high-level voltage and a non-inverting input electrically connected to the capacitor to receive the saw-tooth voltage, when the saw-tooth voltage is greater than the high-level voltage Then, a reset trigger is generated; a low level comparator having a non-inverting input receiving the low level voltage and an inverting input terminal electrically connecting the capacitor to receive the sawtooth voltage, when the sawtooth voltage is less than the low level voltage, Generating a setting trigger; and an SR latch having a reset terminal electrically connected to the high level comparator to receive the reset trigger, and a low connection to the low level comparator to receive the setting trigger setting The terminal outputs an output terminal that terminates the trigger, and an output terminal that outputs the reverse termination trigger. 如請求項3所述的漣波調節裝置,其中,該導通時間產生器包括:一類比至數位轉換器,電連接該頻率相位偵測器以接收該頻率追蹤電壓,並將該頻率追蹤電壓轉換成一邏輯值,再將該邏輯值反相以產生一數位碼;及一計數器,電連接該類比至數位轉換器以接收該數位碼,當每次計數完該數位碼時,產生該終止觸發。 The chopper adjusting device of claim 3, wherein the on-time generator comprises: an analog-to-digital converter electrically connected to the frequency phase detector to receive the frequency tracking voltage and convert the frequency tracking voltage Forming a logic value, inverting the logic value to generate a digital code; and a counter electrically connecting the analog to the digital converter to receive the digital code, and generating the termination trigger each time the digital code is counted. 如請求項1所述的漣波調節裝置,其中,該其中,該頻率追蹤級包括:一頻率相位偵測器,接收該參考時鐘信號及該開關控制信號,且比較該開關控制信號與該參考時鐘信號的一周期時間差以產生一上數信號或一下數信號,當該開關控制信號的周期時間大於該參考時鐘信號的周期時間時,則產生該上數信號,當該開關控制信號的周期時間小於該參考時鐘信號的周期時間時,則產生該下數信號;及一追頻計數器,電連接該頻率相位偵測器以接收該上數信號或該下數信號,並據以增減一目標計數值,當計數到該 目標計數值時產生該終止觸發,當接收該下數信號時,則增加該目標計數值,當接收該上數信號時,則減少該目標計數值,當皆沒有接收該上數信號及該下數信號時,則維持該目標計數值不變。 The chopper adjusting device of claim 1, wherein the frequency tracking stage comprises: a frequency phase detector, receiving the reference clock signal and the switch control signal, and comparing the switch control signal with the reference a cycle time difference of the clock signal to generate an upper signal or a lower signal. When the cycle time of the switch control signal is greater than the cycle time of the reference clock signal, the upper signal is generated, when the cycle time of the switch control signal When the cycle time is less than the cycle time of the reference clock signal, the down signal is generated; and a frequency tracking counter is electrically connected to the frequency phase detector to receive the up signal or the down signal, and according to the target Count value when counting to The termination trigger is generated when the target count value is received, and when the lower number signal is received, the target count value is increased, and when the upper signal is received, the target count value is decreased, when the upper count signal is not received and the lower When the signal is counted, the target count value is maintained. 如請求項1所述的漣波調節裝置,其中,該漣波控制級包括:一偵測器,偵測該輸出電壓以產生一正比於該輸出電壓的偵測電壓;一第二比較器,具有一電連接該偵測器以接收該偵測電壓的反相輸入端,及一接收一正比於該預設輸出值的參考電壓的非反相輸入端,當該偵測電壓小於該參考電壓時,則產生該開始觸發;一SR栓鎖器,具有一電連接該第二比較器以接收該開始觸發的設定端、一電連接該第一比較器以接收該終止觸發的重置端、一輸出該開關控制信號的輸出端及一輸出該反相開關控制信號的反相輸出端;及一驅動器,電連接該SR栓鎖器的輸出端以接收該開關控制信號,並將該開關控制信號的準位放大以加強驅動能力,再予以輸出至該功率輸出級。 The chopper adjustment device of claim 1, wherein the chopping control stage comprises: a detector that detects the output voltage to generate a detection voltage proportional to the output voltage; a second comparator, Having an inverting input terminal electrically connected to the detector to receive the detection voltage, and a non-inverting input terminal receiving a reference voltage proportional to the preset output value, when the detection voltage is less than the reference voltage The start trigger is generated; an SR latch has a set end electrically connected to the second comparator to receive the start trigger, and a reset end electrically connected to the first comparator to receive the termination trigger, An output terminal for outputting the switch control signal and an inverted output terminal for outputting the control signal of the reverse switch; and a driver electrically connected to the output end of the SR latch to receive the switch control signal and control the switch The level of the signal is amplified to enhance the driving capability and then output to the power output stage. 一種具有頻率追蹤功能的漣波調節裝置,包含:一個功率輸出級,接收一輸入電壓及一開關控制信號且產生一輸出電壓,且根據該開關控制信號將該輸入電壓轉換成該輸出電壓;一個漣波控制級,接收一終止觸發,且電連接該功率輸出級以判斷該輸出電壓的值是否大於一預設輸出值以決定何時產生一開始觸 發,且根據該開始觸發及該終止觸發產生該開關控制信號,其中,該開關控制信號的一關閉時間相關於該開始觸發的產生時間點與該終止觸發的接收時間點之時間差;及一個頻率追蹤級,接收一參考時鐘信號,且電連接該漣波控制級以判斷該開關控制信號的周期時間是否等同該參考時鐘信號的周期時間,來決定何時產生該終止觸發,而使該漣波控制級根據該終止觸發來增減該開關控制信號的周期時間以趨近於該參考時鐘信號的周期時間。 A chopper adjusting device with frequency tracking function includes: a power output stage receiving an input voltage and a switch control signal and generating an output voltage, and converting the input voltage into the output voltage according to the switch control signal; The chopper control stage receives a termination trigger and electrically connects the power output stage to determine whether the value of the output voltage is greater than a preset output value to determine when to generate a start touch And generating, according to the start trigger and the termination trigger, the switch control signal, wherein a turn-off time of the switch control signal is related to a time difference between a start time point of the start trigger and a receive time point of the end trigger; and a frequency a tracking stage, receiving a reference clock signal, and electrically connecting the chopping control stage to determine whether a cycle time of the switch control signal is equal to a cycle time of the reference clock signal to determine when the termination trigger is generated, and the chopping control is performed The stage increases or decreases the cycle time of the switch control signal according to the termination trigger to approach the cycle time of the reference clock signal. 如請求項11所述的漣波調節裝置,其中,該漣波控制級包括:一偵測器,偵測該輸出電壓以產生一正比於該輸出電壓的偵測電壓;一第二比較器,具有一電連接該偵測器以接收該偵測電壓的非反相輸入端,及一接收一正比於該預設輸出值的參考電壓的反相輸入端,當該偵測電壓大於該參考電壓時,則產生該開始觸發;一SR栓鎖器,具有一電連接該第二比較器以接收該開始觸發的設定端、一電連接該第一比較器以接收該終止觸發的重置端、一輸出該開關控制信號的反相輸出端及一輸出一反相開關控制信號的輸出端;及一驅動器,電連接該SR栓鎖器的反相輸出端以接收該開關控制信號,並將該開關控制信號的準位放大以加強驅動能力,再予以輸出至該功率輸出級。 The chopper adjustment device of claim 11, wherein the chopping control stage comprises: a detector that detects the output voltage to generate a detection voltage proportional to the output voltage; a second comparator, Having a non-inverting input terminal electrically connected to the detector to receive the detection voltage, and an inverting input terminal receiving a reference voltage proportional to the preset output value, when the detection voltage is greater than the reference voltage The start trigger is generated; an SR latch has a set end electrically connected to the second comparator to receive the start trigger, and a reset end electrically connected to the first comparator to receive the termination trigger, An output of the inverting output of the switch control signal and an output of an inverting switch control signal; and a driver electrically connected to the inverting output of the SR latch to receive the switch control signal and The level control of the switch control signal is amplified to enhance the driving capability and then output to the power output stage.
TW104126564A 2015-08-14 2015-08-14 The ripple adjustment device with frequency tracking function TWI551015B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW104126564A TWI551015B (en) 2015-08-14 2015-08-14 The ripple adjustment device with frequency tracking function

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW104126564A TWI551015B (en) 2015-08-14 2015-08-14 The ripple adjustment device with frequency tracking function

Publications (2)

Publication Number Publication Date
TWI551015B true TWI551015B (en) 2016-09-21
TW201707358A TW201707358A (en) 2017-02-16

Family

ID=57445183

Family Applications (1)

Application Number Title Priority Date Filing Date
TW104126564A TWI551015B (en) 2015-08-14 2015-08-14 The ripple adjustment device with frequency tracking function

Country Status (1)

Country Link
TW (1) TWI551015B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7375563B1 (en) * 2006-04-07 2008-05-20 Pericom Semiconductor Corp. Duty cycle correction using input clock and feedback clock of phase-locked-loop (PLL)
TW201145780A (en) * 2010-06-14 2011-12-16 Richtek Technology Corp Adaptive constant on time adjustment circuit and method for adaptively adjusting constant on time
TW201206033A (en) * 2010-07-26 2012-02-01 Richtek Technology Corp Control circuit and method for reducing output ripple in constant on-time switching regulator
TW201438383A (en) * 2013-03-29 2014-10-01 Richtek Technology Corp Control circuit for avoiding ripple in output voltage signal of power converter

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7375563B1 (en) * 2006-04-07 2008-05-20 Pericom Semiconductor Corp. Duty cycle correction using input clock and feedback clock of phase-locked-loop (PLL)
TW201145780A (en) * 2010-06-14 2011-12-16 Richtek Technology Corp Adaptive constant on time adjustment circuit and method for adaptively adjusting constant on time
TW201206033A (en) * 2010-07-26 2012-02-01 Richtek Technology Corp Control circuit and method for reducing output ripple in constant on-time switching regulator
TW201438383A (en) * 2013-03-29 2014-10-01 Richtek Technology Corp Control circuit for avoiding ripple in output voltage signal of power converter

Also Published As

Publication number Publication date
TW201707358A (en) 2017-02-16

Similar Documents

Publication Publication Date Title
KR101434944B1 (en) Frequency jittering control circuit and method for pfm power supply
CN105099186B (en) Minimum on-time control for low load DC/DC converter
CN105305818B (en) For the system and method for switch power supply current sampling
US8030910B2 (en) DC-DC converter
US9431906B2 (en) Voltage converter circuit and associated control method to improve transient performance
US8063615B2 (en) Synchronous rectifier control for synchronous boost converter
US8350543B2 (en) Control circuitry in a DC/DC converter for zero inductor current detection
US8664929B2 (en) Audio-skipping of a constant on-time power converter
US10727744B2 (en) System and method for maintaining a constant output voltage ripple in a buck converter in discontinuous conduction mode
TWI396956B (en) Average current regulator and driver circuit thereof and method for regulating average current
US20120161738A1 (en) Switching-mode power supply device
TW201110518A (en) Switching regulator and driver circuit and control method thereof
US10381927B2 (en) Pulse-frequency modulation constant on-time with peak-current servo
US9306548B1 (en) Pulse generator having a phase and voltage varying pulse width
US10126792B2 (en) Power converter load current control
KR20160108205A (en) Switched power converter with dual mode pwm / cot control
CN113892225A (en) Demodulation of wireless power transmission and related systems, methods and devices
US8686657B2 (en) Power supply device and light-emitting element drive device
JP2012231574A (en) Method for controlling dc-dc converter, and circuit for controlling dc-dc converter
WO2022179188A1 (en) Dc/dc converter and soft start overshooting prevention method therefor
CN104953836B (en) Step-up converter circuit and step-up converter circuit control method
TWI551015B (en) The ripple adjustment device with frequency tracking function
TWI403079B (en) De-glitch switching power supply circuit and controller for controlling the same
US9698679B2 (en) Circuit for DC-DC conversion with current limitation
TW202019074A (en) Active frequency control switching power supply system