TWI522293B - Tray for containing wafers - Google Patents

Tray for containing wafers Download PDF

Info

Publication number
TWI522293B
TWI522293B TW103115236A TW103115236A TWI522293B TW I522293 B TWI522293 B TW I522293B TW 103115236 A TW103115236 A TW 103115236A TW 103115236 A TW103115236 A TW 103115236A TW I522293 B TWI522293 B TW I522293B
Authority
TW
Taiwan
Prior art keywords
wafer placement
wafer
bumps
placement tray
stacked
Prior art date
Application number
TW103115236A
Other languages
Chinese (zh)
Other versions
TW201540619A (en
Inventor
劉長洪
Original Assignee
原津工業股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 原津工業股份有限公司 filed Critical 原津工業股份有限公司
Priority to TW103115236A priority Critical patent/TWI522293B/en
Publication of TW201540619A publication Critical patent/TW201540619A/en
Application granted granted Critical
Publication of TWI522293B publication Critical patent/TWI522293B/en

Links

Landscapes

  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Packaging Frangible Articles (AREA)
  • Stackable Containers (AREA)

Description

晶圓放置盤Wafer placement tray

本發明係關於一種晶圓放置盤,特別是一種在兩放置盤上下疊置時,防止下方放置盤中的晶圓因劇烈晃動或震動而跳離容置槽的晶圓放置盤。The present invention relates to a wafer placement tray, and more particularly to a wafer placement tray that prevents a wafer placed in a lower tray from jumping off the accommodating groove due to violent shaking or vibration when the two placement trays are stacked one on another.

晶圓放置盤常用來存放例如晶片、光學鏡頭等晶圓,而先前技術中,已揭露了一種晶圓放置盤,放置盤之上表面規劃有複數容置槽,用以供晶圓放置。Wafer placement trays are commonly used to store wafers such as wafers, optical lenses, etc. In the prior art, a wafer placement tray has been disclosed, on which a plurality of accommodating grooves are planned for wafer placement.

一般而言,放置盤裝載晶圓後,基於運送便利的考量,會透過大量上下疊置放置盤的方式來進行晶圓的運送;惟在先前技術特中,雖然兩放置盤上下疊置時,可藉由對應的卡合結構來保持放置盤疊置時的穩定度,然而由於放置盤盤底並未有任何的限位結構,因此一旦遇有較劇烈的震動或晃動時,體積甚小的晶圓將會有跳離容置槽的風險存在。Generally, after the wafer is loaded on the wafer, based on the convenience of transportation, the wafer is transported through a large number of stacked trays; however, in the prior art, although the two trays are stacked one on top of the other, The stability of the placement of the discs can be maintained by the corresponding snapping structure. However, since there is no limit structure at the bottom of the disc, the volume is very small in case of severe vibration or shaking. The wafer will have the risk of jumping away from the receiving slot.

本發明之主要目的係在提供一種防止放在容置槽中的晶圓因劇烈晃動或震動而跳離容置槽的晶圓放置盤。The main object of the present invention is to provide a wafer placement tray that prevents a wafer placed in a receiving groove from jumping off the accommodating groove due to violent shaking or vibration.

為達成上述之目的,本發明之晶圓放置盤用以放置複數晶圓,晶圓放置盤包括有本體、複數容置槽及複數限位件。本體具有一上表面及一下表面,其中上表面與小表面上下相對應。複數容置槽位於本體之上表面,各容置槽用以容置各晶圓。複數限位件位於本體之下表面,限位件用以在兩塊晶圓放置盤上下疊置時,對應卡入各容置槽中,以減少各晶圓於各容置槽內可活動之空間,避免各個晶圓跳出各容置槽。In order to achieve the above object, the wafer placement disk of the present invention is used for placing a plurality of wafers, and the wafer placement disk comprises a body, a plurality of receiving grooves and a plurality of limiting members. The body has an upper surface and a lower surface, wherein the upper surface corresponds to the upper surface of the small surface. The plurality of accommodating slots are located on the upper surface of the body, and each of the accommodating slots is for accommodating the wafers. The plurality of limiting members are located on the lower surface of the body, and the limiting member is configured to be inserted into the receiving slots when the two wafer placing trays are stacked one on another to reduce the movable of each wafer in each receiving slot. Space, avoiding each wafer jumping out of each accommodating slot.

根據本發明之一實施例,各容置槽之形狀均為長條狀,而複數限位件為複數凸點;當兩塊晶圓放置盤上下疊置時,卡入各容置槽中之凸點數量為複數個,且卡入同一容置槽中之複數凸點係每相隔一固定距離而排列成一直線。According to an embodiment of the present invention, each of the accommodating grooves has a long strip shape, and the plurality of limiting members are a plurality of bumps; when the two wafer placing trays are stacked one on another, they are snapped into the accommodating grooves. The number of bumps is plural, and the plurality of bumps stuck in the same accommodating groove are arranged in a straight line every time separated by a fixed distance.

根據本發明之另一實施例,各容置槽之形狀均為長條狀,而複數限位件為複數肋條;當兩塊晶圓放置盤上下疊置時,卡入各容置槽中之肋條數量為單條。According to another embodiment of the present invention, each of the accommodating grooves has a long strip shape, and the plurality of limiting members are a plurality of ribs; when the two wafer placing trays are stacked one on another, they are snapped into the accommodating grooves. The number of ribs is a single strip.

根據本發明之再一實施例,各容置槽之形狀均為矩形狀,而複數限位件為複數凸點;當兩塊晶圓放置盤上下疊置時,卡入各容置槽中之凸點數量為複數個,並且卡入同一容置槽中之複數凸點係圍繞排列成矩形狀。According to still another embodiment of the present invention, each of the accommodating grooves has a rectangular shape, and the plurality of limiting members are a plurality of bumps; when the two wafer placing trays are stacked one on another, they are snapped into the accommodating grooves. The number of bumps is plural, and the plurality of bumps stuck in the same accommodating groove are arranged in a rectangular shape.

根據本發明之再一實施例,各容置槽之形狀均為矩形狀,而複數限位件各為一凸塊;當兩塊晶圓放置盤上下疊置時,卡入各容置槽中之凸塊數量為單個,且各凸塊之形狀與各容置槽之形狀實質上相同。According to still another embodiment of the present invention, each of the accommodating grooves has a rectangular shape, and the plurality of limiting members are each a convex block; when the two wafer placing disks are stacked one on another, they are inserted into the accommodating grooves. The number of the bumps is single, and the shape of each bump is substantially the same as the shape of each of the accommodating grooves.

為能讓 貴審查委員能更瞭解本發明之技術內容,特舉較佳具體實施例說明如下。In order to enable the reviewing committee to better understand the technical contents of the present invention, the preferred embodiments are described below.

以下請一併參考圖1至圖3關於本發明之晶圓放置盤之第一實施例之結構示意圖。Hereinafter, please refer to FIG. 1 to FIG. 3 for a schematic structural view of a first embodiment of the wafer placement tray of the present invention.

如圖1及圖3所示,在本發明第一實施例中,每一晶圓放置盤1係用以提供放置複數晶圓90,晶圓放置盤1包括有本體10、複數容置槽20、複數限位件30以及固定件40。本體10具有上表面11(如圖1所示)及下表面12(如圖2所示),其中上表面11與下表面12上下相對應。As shown in FIG. 1 and FIG. 3, in the first embodiment of the present invention, each wafer placement tray 1 is used to provide a plurality of wafers 90. The wafer placement tray 1 includes a body 10 and a plurality of receiving slots 20 The plurality of limiting members 30 and the fixing member 40. The body 10 has an upper surface 11 (shown in FIG. 1) and a lower surface 12 (shown in FIG. 2), wherein the upper surface 11 and the lower surface 12 correspond to each other.

在本發明之第一實施例中,容置槽20之形狀為如圖1所示之長條狀,且容置槽20位於本體10之上表面11。各容置槽20用以分別容置各晶圓90。In the first embodiment of the present invention, the accommodating groove 20 has a strip shape as shown in FIG. 1 , and the accommodating groove 20 is located on the upper surface 11 of the body 10. Each of the accommodating grooves 20 is for accommodating each of the wafers 90.

如圖2所示,在本發明之第一實施例中,複數限位件30為複數凸點,各凸點位於本體10的下表面12,且複數凸點係排列成多條直線。限位件30用以在兩塊晶圓放置盤1上下疊置時,對應卡入各容置槽20中,其中卡入各容置槽20中的凸點數量為複數個,且卡入同一容置槽中之複數凸點係每相隔一固定距離而排列成一直線,藉此,以利用凸點來減少各晶圓90於各容置槽20內可活動的空間,避免晶圓90因劇烈晃動或震動而跳離出容置槽20外。As shown in FIG. 2, in the first embodiment of the present invention, the plurality of limiting members 30 are complex bumps, each of the bumps is located on the lower surface 12 of the body 10, and the plurality of bumps are arranged in a plurality of straight lines. The limiting member 30 is configured to be inserted into each of the accommodating slots 20 when the two wafer placing trays 1 are stacked one on another. The number of the bumps that are inserted into the accommodating slots 20 is plural, and the same is stuck. The plurality of bumps in the accommodating groove are arranged in a straight line at a fixed distance from each other, thereby utilizing the bumps to reduce the movable space of each of the wafers 90 in each of the accommodating grooves 20, thereby preventing the wafer 90 from being severely affected. Shake or shake and jump out of the discharge slot 20.

如圖2及圖3所示,固定件40係由本體10的下表面12凸出形成;當兩塊晶圓放置盤1上下疊置時,上方的晶圓放置盤1可藉由固定件40而卡抵下方晶圓放置盤1之本體10,以使晶圓放置盤1在疊置時可保持穩固。As shown in FIG. 2 and FIG. 3, the fixing member 40 is formed by the lower surface 12 of the body 10. When the two wafer placing disks 1 are stacked one on another, the upper wafer placing disk 1 can be fixed by the fixing member 40. The card is placed against the lower body 10 of the wafer 1 so that the wafer placement tray 1 can remain stable when stacked.

如圖3所示,當兩塊晶圓放置盤1上下疊置時,由於上方晶圓放置盤1的限位件30會對應卡入下方晶圓放置盤1的容置槽20,使得位於容置槽20中的晶圓90可活動的空間因而減縮,因此即便突然遇有劇烈的晃動或震動,晶圓90也不會輕易地跳離容置槽20外,有效改善先前技術的缺失。As shown in FIG. 3, when the two wafer placement trays 1 are stacked one on top of the other, the positional member 30 of the upper wafer placement tray 1 is correspondingly inserted into the receiving groove 20 of the lower wafer placement tray 1. The movable space of the wafer 90 in the groove 20 is thus reduced, so that even if a sudden slosh or vibration suddenly occurs, the wafer 90 does not easily jump out of the accommodating groove 20, effectively improving the lack of the prior art.

接著,請一併參考圖4至圖6關於本發明之晶圓放置盤之第二實施例之結構示意圖。Next, please refer to FIG. 4 to FIG. 6 for a schematic structural view of a second embodiment of the wafer placement tray of the present invention.

如圖4及圖5所示,在本發明之第二實施例中,和第一實施例不同的是,位於本體10下表面12之各限位件30的形狀與容置槽20之形狀係實質上相同,即均為長條狀之肋條,每一肋條均用以在兩塊晶圓放置盤上下疊置時,單獨卡入各容置槽20。如圖6所示,藉由肋條以卡入容置槽20內,可使晶圓90在容置槽20中的可活動空間減少,同樣地也可以達到和第一實施例相同之效果。As shown in FIG. 4 and FIG. 5, in the second embodiment of the present invention, unlike the first embodiment, the shape of each of the limiting members 30 on the lower surface 12 of the body 10 and the shape of the receiving groove 20 are The ribs are substantially the same, that is, the strips are ribs, and each of the ribs is used to be inserted into each of the accommodating grooves 20 when the two wafer placing trays are stacked one on another. As shown in FIG. 6, the ribs are inserted into the accommodating groove 20, so that the movable space of the wafer 90 in the accommodating groove 20 can be reduced, and the same effect as that of the first embodiment can be achieved.

再來,請一併參考圖7至圖9關於本發明之晶圓放置盤之第三實施例之結構示意圖。Further, please refer to FIG. 7 to FIG. 9 together with a schematic structural view of a third embodiment of the wafer placement tray of the present invention.

如圖7及圖8所示,在本發明之第三實施例中,和前述第一及第二實施例不同的是,各容置槽20之形狀均為如圖8所示之矩形狀,且各限位件30為一凸塊。每一凸塊用以在兩塊晶圓放置盤1上下疊置時,單獨卡入各容置槽20中;其中各凸塊之形狀與各容置槽20之形狀係實質上相同,並且凸塊上表面面積積僅略小於容置槽20面積。如圖9所示,藉由凸塊卡入容置槽20,以減少晶圓90在容置槽20中可活動的空間,同樣可以達到和第一及第二實施例相同之效果。As shown in FIG. 7 and FIG. 8 , in the third embodiment of the present invention, unlike the first and second embodiments, the shape of each of the accommodating grooves 20 is a rectangular shape as shown in FIG. 8 . Each of the limiting members 30 is a bump. Each of the bumps is inserted into each of the accommodating slots 20 when the two wafer placing discs 1 are stacked one on another; wherein the shape of each of the bumps is substantially the same as the shape of each accommodating groove 20, and is convex. The area of the upper surface area of the block is only slightly smaller than the area of the receiving groove 20. As shown in FIG. 9, the bumps are inserted into the accommodating groove 20 to reduce the movable space of the wafer 90 in the accommodating groove 20, and the same effects as those of the first and second embodiments can be achieved.

最後,請一併參考圖10至圖12關於本發明之晶圓放置盤之第四實施例之結構示意圖。Finally, please refer to FIG. 10 to FIG. 12 for a schematic structural view of a fourth embodiment of the wafer placement tray of the present invention.

如圖10、11及12所示,在本發明之第四實施例中,和前述第三實施例不同的是,限位件30不是凸塊,而是由和第一實施例相同的凸點形成,惟凸點排列之方式和第一實施例稍有不同。在本發明之第四實施例中,當兩塊晶圓放置盤1上下疊置時,卡入同一容置槽20中之凸點數量為複數個,且卡入同一容置槽20中的複數凸點圍繞排列成矩形狀,藉以提升限制晶圓90活動的效果。As shown in FIGS. 10, 11 and 12, in the fourth embodiment of the present invention, unlike the foregoing third embodiment, the stopper 30 is not a bump but is the same bump as the first embodiment. The manner in which the bumps are formed is slightly different from that of the first embodiment. In the fourth embodiment of the present invention, when the two wafer placement discs 1 are stacked one on another, the number of the bumps that are inserted into the same accommodating groove 20 is plural, and the plurality of bumps are inserted into the same accommodating groove 20. The bumps are arranged in a rectangular shape to enhance the effect of limiting the activity of the wafer 90.

上述實施例僅為例示性說明本發明之原理及其功效,而非用於限制本發明之範圍。任何熟於此項技藝之人士均可在不違背本發明之技術原理及精神下,對實施例作修改與變化。本發明之權利保護範圍應如後述之申請專利範圍所述。The above-described embodiments are merely illustrative of the principles of the invention and its advantages, and are not intended to limit the scope of the invention. Modifications and variations of the embodiments can be made by those skilled in the art without departing from the spirit and scope of the invention. The scope of protection of the present invention should be as described in the scope of the patent application to be described later.

1‧‧‧晶圓放置盤
10‧‧‧本體
11‧‧‧上表面
12‧‧‧下表面
20‧‧‧容置槽
30‧‧‧限位件
40‧‧‧固定件
90‧‧‧晶圓
1‧‧‧ wafer placement tray
10‧‧‧ Ontology
11‧‧‧ upper surface
12‧‧‧ Lower surface
20‧‧‧ accommodating slots
30‧‧‧Limited parts
40‧‧‧Fixed parts
90‧‧‧ wafer

圖1係本發明之晶圓放置盤之第一實施例之俯視圖。 圖2係本發明之晶圓放置盤之第一實施例之仰視圖。 圖3係圖1所示A-A方向之剖視圖。 圖4係本發明之晶圓放置盤之第二實施例之俯視圖。 圖5係本發明之晶圓放置盤之第二實施例之仰視圖 圖6係圖4所示A-A方向之剖視圖。 圖7係本發明之晶圓放置盤之第三實施例之俯視圖。 圖8係本發明之晶圓放置盤之第三實施例之仰視圖。 圖9係圖7所示A-A方向之剖視圖。 圖10係本發明之晶圓放置盤之第四實施例之俯視圖。 圖11係本發明之晶圓放置盤之第四實施例之仰視圖。 圖12係圖10所示A-A方向之剖視圖。1 is a top plan view of a first embodiment of a wafer placement tray of the present invention. Figure 2 is a bottom plan view of a first embodiment of a wafer placement tray of the present invention. Figure 3 is a cross-sectional view taken along line A-A of Figure 1. 4 is a top plan view of a second embodiment of a wafer placement tray of the present invention. Figure 5 is a bottom plan view of a second embodiment of the wafer placement tray of the present invention. Figure 6 is a cross-sectional view taken along line A-A of Figure 4 . Figure 7 is a plan view of a third embodiment of the wafer placement tray of the present invention. Figure 8 is a bottom plan view of a third embodiment of the wafer placement tray of the present invention. Figure 9 is a cross-sectional view taken along line A-A of Figure 7. Figure 10 is a plan view showing a fourth embodiment of the wafer placement tray of the present invention. Figure 11 is a bottom plan view of a fourth embodiment of the wafer placement tray of the present invention. Figure 12 is a cross-sectional view taken along line A-A of Figure 10.

1‧‧‧晶圓放置盤 1‧‧‧ wafer placement tray

10‧‧‧本體 10‧‧‧ Ontology

11‧‧‧上表面 11‧‧‧ upper surface

12‧‧‧下表面 12‧‧‧ Lower surface

20‧‧‧容置槽 20‧‧‧ accommodating slots

30‧‧‧限位件 30‧‧‧Limited parts

40‧‧‧固定件 40‧‧‧Fixed parts

90‧‧‧晶圓 90‧‧‧ wafer

Claims (10)

一種晶圓放置盤,用以放置複數晶圓,該晶圓放置盤包括:一本體,具有一上表面及一下表面,其中該上表面與該下表面上下相對應;複數容置槽,位於該上表面,用以容置該複數晶圓;以及複數限位件,位於該下表面,用以在兩塊晶圓放置盤上下疊置時,對應卡入各該容置槽中,以減少各該晶圓於各該容置槽內可活動的空間。 A wafer placement tray for placing a plurality of wafers, the wafer placement tray comprising: a body having an upper surface and a lower surface, wherein the upper surface corresponds to the lower surface; wherein a plurality of receiving slots are located The upper surface is configured to receive the plurality of wafers; and the plurality of limiting members are located on the lower surface, and when the two wafer placement trays are stacked one on another, the corresponding insertion slots are respectively inserted into the receiving slots to reduce each The wafer is movable in each of the accommodating grooves. 如申請專利範圍第1項所述之晶圓放置盤,其中各該容置槽之形狀均為長條狀。 The wafer placement tray of claim 1, wherein each of the accommodating grooves has a shape of a strip. 如申請專利範圍第2項所述之晶圓放置盤,其中該複數限位件為複數凸點,且當兩塊晶圓放置盤上下疊置時,卡入各該容置槽中之凸點數量為複數個。 The wafer placement tray of claim 2, wherein the plurality of limiting members are a plurality of bumps, and when the two wafer placement trays are stacked one on another, the bumps that are inserted into each of the receiving slots are The number is plural. 如申請專利範圍第3項所述之晶圓放置盤,其中卡入同一容置槽中之該複數凸點係每相隔一固定距離而排列成一直線。 The wafer placement tray of claim 3, wherein the plurality of bumps that are inserted into the same receiving groove are arranged in a straight line at a fixed distance. 如申請專利範圍第2項所述之晶圓放置盤,其中該複數限位件為複數肋條,且當兩塊晶圓放置盤上下疊置時,卡入各該容置槽中之肋條數量為單條。 The wafer placement tray of claim 2, wherein the plurality of limiting members are plural ribs, and when two wafer placement trays are stacked one on another, the number of ribs that are inserted into each of the receiving slots is Single. 如申請專利範圍第1項所述之晶圓放置盤,其中各該容置槽之形狀均為矩形狀。 The wafer placement tray of claim 1, wherein each of the accommodating grooves has a rectangular shape. 如申請專利範圍第6項所述之晶圓放置盤,其中該複數限位件為複數凸點,且當兩塊晶圓放置盤上下疊置時,卡入各該容置槽中之凸點數量為複數個。 The wafer placement tray of claim 6, wherein the plurality of limiting members are a plurality of bumps, and when the two wafer placement trays are stacked one on another, the bumps that are inserted into each of the receiving slots are The number is plural. 如申請專利範圍第7項所述之晶圓放置盤,其中卡入同一容置槽中之該複數凸點係圍繞排列成矩形狀。 The wafer placement tray of claim 7, wherein the plurality of bumps that are snapped into the same receiving groove are arranged in a rectangular shape. 如申請專利範圍第6項所述之晶圓放置盤,其中該複數限位件為凸塊,且當兩塊晶圓放置盤上下疊置時,卡入各該容置槽中之凸塊數量為單個。 The wafer placement tray of claim 6, wherein the plurality of limiting members are bumps, and when two wafer placement trays are stacked one on another, the number of the bumps stuck in each of the receiving slots is Be single. 如申請專利範圍第9項所述之晶圓放置盤,其中各該凸塊之形狀與各該容置槽之形狀實質上相同。 The wafer placement tray of claim 9, wherein each of the protrusions has a shape substantially the same as a shape of each of the accommodating grooves.
TW103115236A 2014-04-28 2014-04-28 Tray for containing wafers TWI522293B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW103115236A TWI522293B (en) 2014-04-28 2014-04-28 Tray for containing wafers

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW103115236A TWI522293B (en) 2014-04-28 2014-04-28 Tray for containing wafers

Publications (2)

Publication Number Publication Date
TW201540619A TW201540619A (en) 2015-11-01
TWI522293B true TWI522293B (en) 2016-02-21

Family

ID=55220344

Family Applications (1)

Application Number Title Priority Date Filing Date
TW103115236A TWI522293B (en) 2014-04-28 2014-04-28 Tray for containing wafers

Country Status (1)

Country Link
TW (1) TWI522293B (en)

Also Published As

Publication number Publication date
TW201540619A (en) 2015-11-01

Similar Documents

Publication Publication Date Title
US10475680B2 (en) Wafer shipping box and a lower retaining member thereof
JP2009049169A (en) Semiconductor chip housing tray
TW200804153A (en) Housing for electronic components
TWI554449B (en) Package structure
JP6623222B2 (en) Stepped battery
CN106742537B (en) A kind of pallet for holding liquid crystal display panel
TWI522293B (en) Tray for containing wafers
JP2014154552A (en) Battery
TWM485890U (en) Tray for containing wafer
KR101426898B1 (en) Tray assembly for display pannel transporting
JP6265662B2 (en) Substrate storage container
TW201546944A (en) Tray for containing wafer
TWM486632U (en) Tray for containing wafer
KR20160085994A (en) The chip tray device for semiconductor
US9754615B1 (en) Manufacturing method for assembling storage drives
TW201418120A (en) Tray for containing miniature elements
KR102603102B1 (en) Tray for display panel and tray assembly
KR101658306B1 (en) The chip tray device for semiconductor
TWI448409B (en) Tray
JP7361614B2 (en) Semiconductor chip tray and method for storing semiconductor chips
KR101770461B1 (en) The chip tray device for semiconductor
KR101489940B1 (en) A loading structure for carrying seed potato
US20170344080A1 (en) Data storage mounting apparatus
JP3163442U (en) Integrated circuit package holder
TW201405687A (en) Chip tray

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees