TWI476820B - Method to improve uniformity of chemical mechanical polishing planarization - Google Patents

Method to improve uniformity of chemical mechanical polishing planarization Download PDF

Info

Publication number
TWI476820B
TWI476820B TW098110658A TW98110658A TWI476820B TW I476820 B TWI476820 B TW I476820B TW 098110658 A TW098110658 A TW 098110658A TW 98110658 A TW98110658 A TW 98110658A TW I476820 B TWI476820 B TW I476820B
Authority
TW
Taiwan
Prior art keywords
uniformity
chemical mechanical
mechanical polishing
planarization
improving
Prior art date
Application number
TW098110658A
Other languages
Chinese (zh)
Other versions
TW200947524A (en
Inventor
Deepak Ramappa
Thirumal Thanigaivelan
Original Assignee
Varian Semiconductor Equipment
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US12/331,937 external-priority patent/US7767583B2/en
Application filed by Varian Semiconductor Equipment filed Critical Varian Semiconductor Equipment
Publication of TW200947524A publication Critical patent/TW200947524A/en
Application granted granted Critical
Publication of TWI476820B publication Critical patent/TWI476820B/en

Links

Description

改良化學機械研磨平坦化之均勻度的方法Method for improving the uniformity of chemical mechanical polishing flattening

本發明是關於離子植入,且特別是關於以離子植入改善化學機械研磨製程的結果。This invention relates to ion implantation, and in particular to the results of improving chemical mechanical polishing processes with ion implantation.

化學機械研磨(chemical mechanical polishing,CMP)廣泛地被使用在積體電路(integrated circuit,IC)的製造中,作為一種移除材料以使IC表面平坦化的方法。平坦化可使微影蝕刻(photolithography)精確,或是可以改善其他的IC製程的步驟。CMP製程可涉及兩方面:材料的化學反應以及物理磨耗。為移除材料,CMP製程可在研磨設備中使用研磨墊。在此CMP製程中,研磨墊或工件可被旋轉。在一實例中,可令工件的表面與旋轉墊接觸,此旋轉墊被至少一種磨粒的漿體、或是將與工件表面的特徵結構起化學反應的反應溶液所浸透。在一實例中,可同時施加一力於工件與研磨墊之間以執行此一步驟。Chemical mechanical polishing (CMP) is widely used in the manufacture of integrated circuits (ICs) as a method of removing materials to planarize the surface of an IC. Flattening can make photolithography accurate or improve the steps of other IC processes. The CMP process can involve two aspects: the chemical reaction of the material and the physical wear. To remove material, the CMP process can use a polishing pad in the grinding equipment. In this CMP process, the polishing pad or workpiece can be rotated. In one example, the surface of the workpiece can be brought into contact with a rotating pad that is saturated with a slurry of at least one abrasive particle or a reaction solution that chemically reacts with features of the surface of the workpiece. In one example, a force can be applied simultaneously between the workpiece and the polishing pad to perform this step.

CMP被使用在平坦化、特徵結構的形成或是鑲嵌式內連線(damascene interconnect)的形成。平坦化可包括在形成任何接觸窗(contacts)前,前金屬介電質(pre-metal dielectric,PMD)的氧化物CMP。特徵結構的形成可包括淺溝隔離區(shallow trench isolation,STI)的形成。鑲嵌式內連線的形成可包括鎢「插塞」(plug)接點形成,或是銅「溝渠」(trench)或銅「介層窗」(via)的連線形成。在一特定的例子中,是以電鍍及退火在CMP製程前沉積銅金屬,銅金屬包含「覆蓋層」(overburden)或是過量的材料。執行退火以起始銅的晶粒成長,因為大的晶粒成長可降低銅電阻。銅的位置會影響到晶粒尺寸,或是平均晶粒直徑。「覆蓋層」趨於長成大的晶粒,其中晶粒在結構上不受到限制。但溝渠與介層窗中的銅在結構上受到限制,所以溝渠與介層窗中的銅將長成較小的晶粒。因此,經由退火可導致溝渠與介層窗上/中的銅形成大的晶粒尺寸。CMP is used for planarization, formation of features, or formation of damascene interconnects. The planarization can include an oxide CMP of a pre-metal dielectric (PMD) prior to forming any contacts. The formation of the feature structure may include the formation of shallow trench isolation (STI). The formation of the damascene interconnects may include the formation of tungsten "plug" contacts or the formation of copper "trench" or copper "via" connections. In a specific example, copper metal is deposited prior to the CMP process by electroplating and annealing, and the copper metal includes an "overburden" or an excess of material. Annealing is performed to initiate grain growth of copper because large grain growth can reduce copper resistance. The position of the copper affects the grain size or the average grain size. The "cover layer" tends to grow into large grains in which the grains are not structurally restricted. However, the copper in the trenches and vias is structurally constrained, so the copper in the trenches and vias will grow into smaller grains. Thus, via annealing, the trench can form a large grain size with the copper on/in the via.

CMP製程具有幾個缺點。第一,局部的碟形凹陷可能會發生。圖1為一金屬層的剖面示意圖,局部的碟形凹陷已存在於此金屬層中,以說明先前技術的缺點。金屬層401,其可為銅、鎢,或是一些其他的金屬,被配置於層400上。層400可以是層間介電質(interlayer dielectric,ILD)或是金屬間介電質(intermetal dielectric,IMD),例如氧化矽。層400也可以是低介電常數(low-k)的介電質,例如Si-O-C。由於蝕刻特性的差異,層400與金屬層401的研磨將會有所不同。The CMP process has several drawbacks. First, a partial dishing may occur. 1 is a schematic cross-sectional view of a metal layer in which a local dishing is already present to illustrate the disadvantages of the prior art. Metal layer 401, which may be copper, tungsten, or some other metal, is disposed on layer 400. Layer 400 can be an interlayer dielectric (ILD) or an intermetal dielectric (IMD) such as hafnium oxide. Layer 400 can also be a low dielectric constant (low-k) dielectric such as Si-O-C. The polishing of layer 400 and metal layer 401 will vary due to differences in etch characteristics.

此外,在CMP製程中,兩種不同的金屬可能會同時被研磨。一種金屬,像是鉭或氮化物,可作為金屬層401的襯層(liner)、或是擴散阻障層413。可能需要襯層或擴散阻障層413以防止金屬由金屬層401中擴散至層400中。在CMP製程中,金屬層401,以及襯層或擴散阻障層413可同時被研磨。各種材料的密度及硬度的差異將會造成研磨速率隨著各種材料而有所不同。如此,將會造成過量的銅由金屬層401中被移除,相較於由線406所示的理想表面,過量的銅由金屬層401中被移除將會形成孔洞405,並會減少有效的金屬層401的厚度。In addition, in the CMP process, two different metals may be ground at the same time. A metal, such as tantalum or nitride, can serve as a liner for the metal layer 401 or a diffusion barrier layer 413. A liner or diffusion barrier layer 413 may be required to prevent metal from diffusing into the layer 400 from the metal layer 401. In the CMP process, the metal layer 401, as well as the liner or diffusion barrier layer 413, can be simultaneously ground. Differences in density and hardness of various materials will cause the polishing rate to vary from material to material. As such, excess copper will be removed from the metal layer 401. Excess copper will be removed from the metal layer 401 as compared to the desired surface shown by line 406. Holes 405 will be formed and will be effectively reduced. The thickness of the metal layer 401.

第二,碟形凹陷或是微負載效應(microloading)可能會發生。圖2為一金屬層的剖面示意圖,局部的碟形凹陷已存在於此金屬層中,以說明先前技術的缺點。金屬層402較金屬層403為寬。在此例中,金屬層402及金屬層403皆為銅,但也可以是其他金屬。例如為金屬層402的寬金屬線,會比例如為金屬層403的窄金屬線較多地被研磨,此將造成寬金屬區域中有較多的金屬被移除,並使得寬金屬區域較薄。相較於例如為金屬層403的窄金屬線,例如為金屬層402的寬金屬線會具有較大的晶粒,因為這些金屬線在結構上較不會受到溝渠或介層窗的限制。在具有較小晶粒的金屬層上進行CMP製程,可能意味著漿體化學作用會攻擊密度較高的晶界、或是兩種不同金屬間的界面。在具有較大晶粒的金屬層上進行CMP製程,可能意味著漿體化學作用是一種研磨料。因此,相較於例如為金屬層403的較窄金屬線,例如為金屬層402的較寬金屬線具有較大的晶粒,趨於以不同、或是較快的速率研磨。相較於較窄金屬層403中的孔洞408,在較寬的金屬層402中,將會相對於線406所示的理想表面形成較大的孔洞407。在所有其他條件相等的情況下,例如為金屬層402的較寬金屬線會具有較大的晶粒,其碟形凹陷將會較大。Second, dishing or microloading can occur. 2 is a schematic cross-sectional view of a metal layer in which a local dishing is already present to illustrate the disadvantages of the prior art. Metal layer 402 is wider than metal layer 403. In this example, both the metal layer 402 and the metal layer 403 are copper, but other metals may be used. For example, a wide metal line of metal layer 402 may be ground more than a narrow metal line such as metal layer 403, which will result in more metal being removed in the wide metal region and making the wide metal region thinner. . A wide metal line, such as metal layer 402, may have larger grains than narrow metal lines such as metal layer 403 because these lines are less structurally constrained by trenches or vias. Performing a CMP process on a metal layer with smaller grains may mean that the sulphur chemistry will attack the higher density grain boundaries or the interface between the two different metals. Performing a CMP process on a metal layer with larger grains may mean that the slurry chemistry is an abrasive. Thus, a wider metal line, such as metal layer 402, has larger grains than a narrower metal line such as metal layer 403, tending to be polished at a different, or faster, rate. In the wider metal layer 402, a larger hole 407 will be formed with respect to the ideal surface shown by line 406, as compared to the hole 408 in the narrower metal layer 403. Where all other conditions are equal, a wider metal line, such as metal layer 402, will have larger grains and the dishing will be larger.

第三,侵蝕可能會發生。圖3為一金屬層的剖面示意圖,侵蝕已存在於此金屬層中,以說明先前技術的缺點。相較於孤立的特徵結構,如金屬線404所在的區域412,CMP製程的負載效應(loading effect)將會以不同的速率研磨密集的區域,例如金屬線404所在的區域411。若金屬線404處於較為密集的情況下,可以是銅或其他金屬的金屬線404,以及可以是ILD或IMD的層400,會在CMP製程中較多地被移除或是被研磨,因為較密的區域更趨向於被侵蝕。因此,相對於線406所示的理想表面,在區域411中將會形成孔洞410,而孔洞410大於區域412中的孔洞409。Third, erosion can occur. Figure 3 is a schematic cross-sectional view of a metal layer in which etching has been present to illustrate the shortcomings of the prior art. In contrast to isolated features, such as region 412 where metal line 404 is located, the loading effect of the CMP process will grind dense regions, such as region 411 where metal line 404 is located, at different rates. If the metal line 404 is in a denser case, the metal line 404, which may be copper or other metal, and the layer 400, which may be ILD or IMD, may be removed or ground more in the CMP process because Closed areas tend to be eroded more. Thus, with respect to the ideal surface shown by line 406, a hole 410 will be formed in region 411, while hole 410 is larger than hole 409 in region 412.

第四,由於CMP製程被執行的方式不同,相較於工件的邊緣,CMP製程趨於在工件的中心具有較快的研磨速率、或是具有較多的研磨量。相較於研磨墊的中心,研磨墊邊緣的壓緊可能會有所不同,如此將造成工件中邊緣的厚度變化。舉例來說,在氧化物研磨時,相較於工件的中心,工件的邊緣會在較慢的速率下被研磨,或是被研磨地較少。此情況一般可在化學氣相沉積(chemical vapor deposition,CVD)製程或金屬沉積的電鍍製程時,藉由相反的輪廓分佈加以補償。Fourth, because the CMP process is performed in a different manner, the CMP process tends to have a faster polishing rate at the center of the workpiece or a greater amount of polishing than the edge of the workpiece. The compression of the edge of the pad may vary compared to the center of the pad, which will cause variations in the thickness of the edge in the workpiece. For example, in oxide polishing, the edge of the workpiece may be ground at a slower rate or less ground than the center of the workpiece. This condition can generally be compensated by the opposite profile distribution during the chemical vapor deposition (CVD) process or the metal deposition process.

被執行在金屬表面的CMP製程具有許多缺點。雖然這些例子特別是在討論銅,但其他的金屬及材料,例如介電質,也會遭遇類似的問題。隨著尺寸的縮小,CMP製程所造成的問題,例如碟形凹陷、凹槽、侵蝕或是CMP的不均勻性會變得更為嚴重,這是因為金屬的電阻對厚度的敏感度。The CMP process performed on a metal surface has a number of disadvantages. Although these examples are especially about copper, other metals and materials, such as dielectrics, suffer from similar problems. As the size shrinks, problems caused by the CMP process, such as dishing, grooves, erosion, or CMP non-uniformity, become more severe because of the sensitivity of the metal's resistance to thickness.

首先,CMP製程的結果在整個工件上並不均勻。更明確地說,在CMP製程後,晶片之間會有所差異。此即意味著,在同一工件上的不同晶片之間將會有信賴度(reliability)的差異。某些易受CMP製程影響的積體電路甚至可能會因為CMP製程的結果而失效。此外,單一的CMP製程可造成大約2~4%的良率損失(yield loss),並且,有時因為這些問題可造成高達20%的非符合(non-conformity)損失。良率損失是一種測定晶圓上晶片「好」或「壞」的方式。「好」的晶片被認為是良率的一部份。符合性損失是任何在IC中的誤差,其造成不理想的形狀或外型。舉例來說,若一介電質的剖面應該為平面,但在CMP製程後卻具有碟形凹陷,則此IC具有符合性損失。First, the results of the CMP process are not uniform across the workpiece. More specifically, there will be differences between wafers after the CMP process. This means that there will be a difference in reliability between different wafers on the same workpiece. Some integrated circuits that are susceptible to CMP processes may even fail as a result of the CMP process. In addition, a single CMP process can result in yield losses of approximately 2 to 4%, and sometimes, up to 20% of non-conformity losses can be caused by these problems. Yield loss is a measure of whether a wafer is "good" or "bad" on a wafer. A "good" chip is considered part of the yield. Compliance loss is any error in the IC that results in an undesirable shape or shape. For example, if a dielectric profile should be planar, but has a dishing depression after the CMP process, the IC has a loss of compliance.

因此,在本領域中,找出解決上述不適用及缺點的方法是有必要的,並且,特別是可以改善CMP製程結果的植入方法。Therefore, in the art, it is necessary to find a solution to the above inapplicability and disadvantages, and in particular, an implantation method which can improve the results of the CMP process.

根據本發明的第一方面,一種方法被提出。此方法包括於工件的表面沉積金屬。將物質植入至金屬中,以使金屬的至少一部分非晶化。於金屬所曝露的表面執行化學機械研磨。According to a first aspect of the invention, a method is proposed. This method involves depositing metal on the surface of the workpiece. The substance is implanted into the metal to amorphize at least a portion of the metal. Chemical mechanical polishing is performed on the surface exposed by the metal.

根據本發明的第二方面,一種方法被提出。此方法包括於工件的表面沉積一層。將物質植入此層的至少一部份。於此層所曝露的表面執行化學機械研磨。According to a second aspect of the invention, a method is proposed. This method involves depositing a layer on the surface of the workpiece. The substance is implanted into at least a portion of this layer. The surface exposed on this layer is subjected to chemical mechanical polishing.

根據本發明的第三方面,一種方法被提出。此方法包括將第一物質植入工件,以在工件中形成微氣泡層。沿著微氣泡層切割(cleave)此工件以形成切割面。將第二物質植入切割面的至少一部份。在切割面上執行化學機械研磨。According to a third aspect of the invention, a method is proposed. The method includes implanting a first substance into a workpiece to form a layer of microbubbles in the workpiece. The workpiece is cleave along the microbubble layer to form a cut surface. The second substance is implanted into at least a portion of the cut surface. Chemical mechanical polishing is performed on the cutting face.

為讓本發明之上述和其他目的、特徵和優點能更明顯易懂,下文特舉較佳實施例,並配合所附圖式,作詳細說明如下。The above and other objects, features and advantages of the present invention will become more <RTIgt;

在一實施例中,CMP製程的結果可被離子植入所改善。離子植入例如可透過電漿摻雜系統(plasma doping system)或束線離子植入機200(beamline ion implanter)執行。圖4為一電漿摻雜系統100的方塊圖。圖5為一束線離子植入機200的方塊圖。本領域具通常知識者當可理解電漿摻雜系統100與束線離子植入機200分別僅是可改善CMP製程結果的不同電漿摻雜系統與束線離子植入機的許多例子其中之一。此一製程亦可使用其他的離子植入系統、或其他工件、或半導體晶圓製程設備加以執行。雖然,在許多實施例中是討論矽工件,此製程亦可應用在由SiC、GaN、GaP、GaAs、多晶矽、Ge、石英,或其他本領域具通常知識者所習知的材料所組成的工件上。In one embodiment, the results of the CMP process can be improved by ion implantation. Ion implantation can be performed, for example, by a plasma doping system or a beamline ion implanter. 4 is a block diagram of a plasma doping system 100. FIG. 5 is a block diagram of a beam line ion implanter 200. It is understood by those skilled in the art that the plasma doping system 100 and the beam line ion implanter 200 are only a few examples of different plasma doping systems and beam line ion implanters, respectively, which can improve the CMP process results. One. This process can also be performed using other ion implantation systems, or other workpieces, or semiconductor wafer processing equipment. Although, in many embodiments, germanium workpieces are discussed, the process can also be applied to workpieces composed of SiC, GaN, GaP, GaAs, polysilicon, Ge, quartz, or other materials known to those of ordinary skill in the art. on.

請參照圖4,電漿摻雜系統100包括製程腔體102,此製程腔體102定義出封閉體積103。可將平臺134放置於製程腔體102中以支撐工件138。可使用直流電(DC)或射頻(RF)電源供應器施加偏壓於平臺134。可透過溫度調節系統(未繪示)冷卻或加熱平臺134、工件138或製程腔體102。在一實例中,工件138可以是具有圓盤形狀的半導體晶圓,在一實施例中,例如是直徑300mm的矽晶圓。然而,工件138並不限於矽晶圓。舉例來說,工件138也可以是平板、太陽能或高分子基板。可使用靜電力或機械力將工件138夾緊於平臺134的平面上。在一實施例中,平臺134可包括具傳導性的插針(未繪示),以與工件138產生連接。電漿摻雜系統100更包括配置電漿源101,以在製程腔體102中產生電漿140。電漿源101可以是RF電漿源,或其他本領域具通常知識者所習知的電漿源。電漿摻雜系統100更可包括屏蔽環(shield ring)、法拉第感應器(Faraday sensor)或其他的構件。在部分實施例中,電漿摻雜系統100為叢聚式設備(cluster tool)中的一部分,或者是,在單一的電漿摻雜系統100中有多個連接操作(operatively-linked)的電漿摻雜室。因此,許多的電漿摻雜室可在真空中被連接在一起。Referring to FIG. 4, the plasma doping system 100 includes a process chamber 102 that defines an enclosed volume 103. A platform 134 can be placed in the process chamber 102 to support the workpiece 138. A bias voltage can be applied to the platform 134 using a direct current (DC) or radio frequency (RF) power supply. The platform 134, the workpiece 138, or the process chamber 102 can be cooled or heated by a temperature adjustment system (not shown). In one example, the workpiece 138 can be a semiconductor wafer having a disk shape, in one embodiment, for example, a tantalum wafer having a diameter of 300 mm. However, the workpiece 138 is not limited to a tantalum wafer. For example, workpiece 138 can also be a flat panel, solar or polymeric substrate. The workpiece 138 can be clamped to the plane of the platform 134 using electrostatic or mechanical forces. In an embodiment, the platform 134 can include conductive pins (not shown) to create a connection with the workpiece 138. The plasma doping system 100 further includes a plasma source 101 configured to produce a plasma 140 in the process chamber 102. The plasma source 101 can be an RF plasma source, or other source of plasma known to those of ordinary skill in the art. The plasma doping system 100 may further include a shield ring, a Faraday sensor, or other components. In some embodiments, the plasma doping system 100 is part of a cluster tool, or there are multiple operatively-linked electricity in a single plasma doping system 100. Slurry doping chamber. Therefore, many plasma doping chambers can be joined together in a vacuum.

在操作時,電漿源101被配置以在製程腔體102中產生電漿140。在一實施例中,電漿源為RF電漿源,此RF電漿源使至少在一個RF天線中的RF電流共振以產生振盪磁場(oscillating magnetic field)。此振盪磁場使RF電流進入製程腔體102中。在製程腔體102中的RF電流激發且離子化一氣體以產生電漿140。所施加於平臺134、以及因此被施加於工件138的偏壓將在多個週期的偏壓脈衝(bias pulse)中使離子由電漿140朝向工件138加速。可選擇受脈衝平臺信號(pulsed platen signal)的頻率與/或脈衝的工作週期,以提供所需的劑量率(dose rate)。可選擇受脈衝平臺信號的振幅以提供所需的能量。在所有其他參數都相同的情況下,較高的能量會造成較深的被植入深度。In operation, the plasma source 101 is configured to produce a plasma 140 in the process chamber 102. In one embodiment, the plasma source is an RF plasma source that resonates the RF current in at least one of the RF antennas to produce an oscillating magnetic field. This oscillating magnetic field causes the RF current to enter the process chamber 102. The RF current in the process chamber 102 excites and ionizes a gas to produce a plasma 140. The bias applied to the platform 134, and thus to the workpiece 138, will accelerate ions from the plasma 140 toward the workpiece 138 in a plurality of periodic bias pulses. The frequency of the pulsed platen signal and/or the duty cycle of the pulse can be selected to provide the desired dose rate. The amplitude of the pulsed platform signal can be selected to provide the required energy. With all other parameters being the same, higher energy will result in a deeper implant depth.

請參照圖5,其所示為一束線離子植入機200的方塊圖。再次強調,本領域具通常知識者,當可瞭解束線離子植入機200僅為可提供離子之束線離子植入機的多個例子其中之一。一般來說,束線離子植入機200包括離子源280以產生離子,而這些離子可被提取以形成離子束281,舉例來說,離子束281可以是帶狀束(ribbon beam)或點狀束(spot beam)。在一實例中,離子束281可被質量分析,且可由發散的離子束轉換為本質上平行於離子軌道的帶狀束。在部分實施例中,束線離子植入機200可更包括加速或減速單元290。Referring to FIG. 5, a block diagram of a beam line ion implanter 200 is shown. Again, those of ordinary skill in the art will recognize that beamline ion implanter 200 is only one of many examples of beamline ion implanters that can provide ions. In general, beamline ion implanter 200 includes ion source 280 to generate ions, and these ions can be extracted to form ion beam 281. For example, ion beam 281 can be a ribbon beam or a spot. Spot beam. In one example, ion beam 281 can be mass analyzed and can be converted by a diverging ion beam into a ribbon beam that is substantially parallel to the ion orbit. In some embodiments, the beamline ion implanter 200 can further include an acceleration or deceleration unit 290.

終端站(end station)211在離子束281的路徑上支撐一個或多個工件,例如工件138,以使所需物質的離子被植入進入工件138中。在一實例中,工件138可以是具有圓盤形狀的半導體晶圓,在一實施例中,例如是直徑為300mm的矽晶圓。但工件138並不限於矽晶圓。舉例來說,工件138也可以是平板、太陽能或高分子基板。終端站211可包括平臺295以支撐工件138。在一實施例中,終端站211也可包括掃瞄器,以使工件138垂直於離子束281剖面的長度移動,因此可使離子分佈在工件138的整個表面。An end station 211 supports one or more workpieces, such as workpiece 138, on the path of ion beam 281 to cause ions of the desired species to be implanted into workpiece 138. In one example, the workpiece 138 can be a semiconductor wafer having a disk shape, in one embodiment, for example, a tantalum wafer having a diameter of 300 mm. However, workpiece 138 is not limited to germanium wafers. For example, workpiece 138 can also be a flat panel, solar or polymeric substrate. The terminal station 211 can include a platform 295 to support the workpiece 138. In an embodiment, the end station 211 may also include a scanner to move the workpiece 138 perpendicular to the length of the ion beam 281 profile, thereby allowing ions to be distributed throughout the surface of the workpiece 138.

束線離子植入機200可包括本領域具通常知識者所習知的附加構件,例如自動化工件搬運設備(automated workpiece handling equipment)、法拉第感應器(Faraday sensors)、或是電子噴槍(electron flood gun)。本領域具通常知識者當可理解,在離子植入時,離子束所穿過的整個路徑為真空。在部分實施例中,束線離子植入機200可包含離子的熱植入或冷植入。The beamline ion implanter 200 can include additional components known to those of ordinary skill in the art, such as automated workpiece handling equipment, Faraday sensors, or electron flood guns. Gun). It will be understood by those of ordinary skill in the art that the entire path through which the ion beam passes is a vacuum during ion implantation. In some embodiments, the beamline ion implanter 200 can include thermal or cold implantation of ions.

離子植入的使用可以克服使用CMP的限制以及缺點。例如使用電漿摻雜系統100或束線離子植入機200的離子植入,可在CMP步驟前/中執行,或是在多個CMP步驟前/中執行,並可改善執行在金屬上之CMP製程結果,而金屬例如包括銅。然而,離子植入也將會改善其他金屬或導體上的CMP製程結果。在一特定的實例中,離子植入將會使金屬層表面上部分經沉積及退火的銅非晶化,或是造成材料的晶格變得雜亂或不規則。非晶材料具有非晶結構。由於離子植入製程並不會有微負載效應(microloading effect),或是在孤立的特徵結構與密集陣列的特徵結構間有所差異,因此非晶化的本質與深度不會受到特徵結構的尺寸、密度或深度所影響。The use of ion implantation can overcome the limitations and disadvantages of using CMP. For example, ion implantation using the plasma doping system 100 or the beamline ion implanter 200 can be performed before/in the CMP step, or before/in the plurality of CMP steps, and can be improved on the metal. The CMP process results, while the metal includes, for example, copper. However, ion implantation will also improve the CMP process results on other metals or conductors. In a particular example, ion implantation will amorphize a portion of the deposited and annealed copper on the surface of the metal layer or cause the crystal lattice of the material to become cluttered or irregular. The amorphous material has an amorphous structure. Since the ion implantation process does not have a microloading effect or a difference between an isolated feature structure and a dense array feature structure, the nature and depth of the amorphization are not affected by the size of the feature structure. Influenced by density, depth or depth.

非晶化製程可排除晶粒尺寸與研磨率之間的依附關係,並可改善銅的硬度以減少銅侵蝕(copper erosion)。CMP會受到晶粒尺寸所影響,因為在CMP製程中,漿體化學作用會攻擊較小晶粒尺寸的晶界,而在晶粒尺寸較大時,漿體化學作用之行為可為研磨料。若銅被非晶化,則銅將不具有晶界,因為晶粒尺寸僅會在結晶材料中被發現。非晶化的程度、或是表面受到非晶化的比例也會影響到CMP製程。舉例來說,較為非晶化的表面可進一步改善CMP製程的結果。較為非晶化的表面同樣也會影響或改善其他研磨方法的結果。The amorphization process can eliminate the dependence of grain size and polishing rate and can improve the hardness of copper to reduce copper erosion. CMP is affected by grain size because in the CMP process, the chemistry of the slurry attacks the grain boundaries of smaller grain sizes, while at larger grain sizes, the chemistry of the slurry can be an abrasive. If the copper is amorphized, the copper will have no grain boundaries because the grain size will only be found in the crystalline material. The degree of amorphization or the proportion of the surface being amorphized also affects the CMP process. For example, a more amorphized surface can further improve the results of the CMP process. A more amorphous surface will also affect or improve the results of other grinding methods.

圖6(A)~(B)為一金屬層在CMP製程前、及CMP製程後的剖面示意圖。圖6(A)是在CMP製程前。金屬層301及金屬層302位於層400中。雖然金屬層301及金屬層302在圖中為彼此相鄰以供比較,但是金屬層301及金屬層302可位於不同的工件,或是位於一工件上的不同部份。金屬層302的至少一部分被非晶化,如區域303所示。圖6(B)是在CMP製程後。相較於金屬層301,被非晶化之區域303的存在將會改善金屬層302的CMP製程結果。相較於線305所示的理想輪廓,金屬層301將會具有孔洞304。6(A) to (B) are schematic cross-sectional views of a metal layer before the CMP process and after the CMP process. Figure 6 (A) is before the CMP process. Metal layer 301 and metal layer 302 are located in layer 400. Although the metal layer 301 and the metal layer 302 are adjacent to each other for comparison, the metal layer 301 and the metal layer 302 may be located on different workpieces or on different portions of a workpiece. At least a portion of the metal layer 302 is amorphized as shown by region 303. Figure 6 (B) is after the CMP process. The presence of the amorphized region 303 will improve the CMP process results of the metal layer 302 as compared to the metal layer 301. Metal layer 301 will have holes 304 compared to the ideal profile shown by line 305.

使用離子植入的能量控制,銅被非晶化的深度可被控制,且銅的碟形凹陷的程度因此亦可被控制。若植入深度太淺,CMP製程的結果可能仍然會有碟形凹陷的存在,因為銅的非晶化區域至少有部分會在CMP製程中被移除。如此,僅剩下未受非晶化的銅作為CMP製程的題材。因此,若將所有在CMP製程中會被移除的銅之區域非晶化,則碟形凹陷可以完全被控制。若僅將在CMP製程中會被移除的銅部分非晶化,則一些碟形凹陷可能會發生。相較於銅皆未受到非晶化,在本實例中,可能會有較少的碟形凹陷。Using the energy control of ion implantation, the depth at which copper is amorphized can be controlled, and the extent of dishing of copper can thus also be controlled. If the implant depth is too shallow, the result of the CMP process may still have dishing defects, since at least some of the amorphized areas of copper will be removed during the CMP process. Thus, only copper that has not been amorphized remains as the subject of the CMP process. Therefore, if all of the regions of copper that are removed during the CMP process are amorphized, the dishing can be completely controlled. If only the copper portion that would be removed during the CMP process is amorphized, some dishing may occur. Compared to copper, which is not amorphized, in this example, there may be fewer dishings.

離子植入的能量會隨著所需的植入深度而有所不同。舉例來說,銅可能僅會在淺區域被植入,此淺區域靠近會受到CMP製程影響的金屬層302表面,例如區域303。在另一實例中,銅被植入至較深的深度,例如金屬層302的底部。在部分實施例中,層400亦可被植入。The energy of ion implantation will vary with the depth of implantation required. For example, copper may only be implanted in shallow regions that are close to the surface of metal layer 302 that would be affected by the CMP process, such as region 303. In another example, copper is implanted to a deeper depth, such as the bottom of metal layer 302. In some embodiments, layer 400 can also be implanted.

舉例而言,植入進入介電質所需的能量大約是介於5到40千電子伏特(keV)。植入進入金屬所需的能量則是根據此金屬在CMP製程中所在的階段而有所不同。若一植入是在CMP製程中至少為部分被執行、或是在CMP製程的中途才被執行,則植入需要較少的能量,因為部分的金屬已在CMP製程中被移除,而可能所需要的植入深度較淺。此植入的劑量大約是介於1E14及1E16。For example, the energy required to implant into a dielectric is approximately 5 to 40 kiloelectron volts (keV). The energy required to implant into the metal varies depending on where the metal is in the CMP process. If an implant is performed at least partially during the CMP process or is performed midway through the CMP process, the implant requires less energy because some of the metal has been removed during the CMP process, and The required implant depth is shallow. The dose for this implant is approximately 1E14 and 1E16.

離子植入可改善CMP製程的結果,並可改善元件的性能。所形成的金屬線的凹處及碟形缺陷可被減少,而因此線路電阻(line resistence)以及電阻差異可被改善。金屬的線路電阻為金屬厚度的反函數,而因此不均勻的CMP製程結果所導致的厚度變化將造成電阻的變化。此外,亦可減少由CMP製程所造成的侵蝕、微負載,或是CMP製程的密度、尺寸及區域的相依。Ion implantation improves the results of the CMP process and improves component performance. The recesses and dishing defects of the formed metal lines can be reduced, and thus the line resistence and the resistance difference can be improved. The line resistance of the metal is an inverse function of the thickness of the metal, and thus the thickness variation caused by the uneven CMP process results in a change in resistance. In addition, it can reduce the erosion, micro-load caused by the CMP process, or the density, size and area dependence of the CMP process.

可使用植入到某些深度的精確非晶化植入,以幫助電遷移(electromigration)並改善CMP製程的結果。精確的非晶化植入使金屬中的晶粒可以被移除。在金屬中,介於不同晶粒間的晶界缺乏正常晶格的對稱性。流動經過晶界的電子將會更多地將動量轉移給晶界上的晶格原子,這是因為晶界上的晶格原子並不對稱。透過非晶化將晶粒由金屬中移除將會減少原子被流動電子碰撞的數目,因為被轉移給原子的動量將會被減少,因此而降低了電遷移。此外,僅有某些深度或僅有某些區域的非晶化避免了非金屬區域的汙染。Accurate amorphous implants implanted to certain depths can be used to aid electromigration and improve the results of the CMP process. Precise amorphous implantation allows the grains in the metal to be removed. In metals, the grain boundaries between different grains lack the symmetry of the normal lattice. Electrons flowing through the grain boundaries will transfer more momentum to the lattice atoms on the grain boundaries because the lattice atoms on the grain boundaries are asymmetrical. Removing the grains from the metal by amorphization will reduce the number of atoms that are struck by the flowing electrons, since the momentum transferred to the atoms will be reduced, thus reducing electromigration. In addition, only a certain depth or only a certain area of amorphization avoids contamination of non-metallic areas.

最後,非晶化金屬的表面也可以改善金屬表面與後續被沉積的保護層或蝕刻停止層之間的附著力,後續沉積的保護層或蝕刻停止層例如是SiN。部份保護層或蝕刻停止層為非晶質及介電質。若金屬被非晶化,則金屬-介電質的界面附著力可被改善,這是由於應力被減少、濕潤性被改善,並且表面積被增加的緣故。Finally, the surface of the amorphized metal can also improve the adhesion between the metal surface and the subsequently deposited protective or etch stop layer, the subsequently deposited protective layer or etch stop layer being, for example, SiN. Part of the protective layer or etch stop layer is amorphous and dielectric. If the metal is amorphized, the interfacial adhesion of the metal-dielectric can be improved because the stress is reduced, the wettability is improved, and the surface area is increased.

圖7為以離子植入改善CMP製程結果的第一實施例流程圖。在此特定的實施例中,受到離子植入的結構包括銅層。然而,其他的結構、金屬或導體可被使用在此製程中。在此實施例中,銅的離子植入701發生在銅的沉積及退火700後,但銅的離子植入701發生在任何CMP製程前。植入深度可以不同。在一實施例中,可選擇令植入深度剛好是在結構中任何阻障層或介電層之上,以至於僅有銅的覆蓋層被植入。在另一實施例中,可選擇令植入深度低於結構中任何阻障層或介電層。Figure 7 is a flow chart of a first embodiment of ion implantation to improve the CMP process results. In this particular embodiment, the structure that is ion implanted includes a copper layer. However, other structures, metals or conductors can be used in this process. In this embodiment, copper ion implantation 701 occurs after copper deposition and annealing 700, but copper ion implantation 701 occurs prior to any CMP process. The depth of implantation can vary. In one embodiment, the implant depth can be chosen to be just above any barrier or dielectric layer in the structure such that only a copper overlay is implanted. In another embodiment, the implant depth can be selected to be lower than any barrier or dielectric layer in the structure.

CMP製程702發生在離子植入之後。此CMP製程702可在一實例中包含多個階段,或是可發生在多個步驟中。如在此所解釋的,在CMP製程702中,非晶質銅的存在將會幫助減少碟形凹陷,並減少結構中銅的特徵結構受到侵蝕。The CMP process 702 occurs after ion implantation. This CMP process 702 can include multiple stages in one instance or can occur in multiple steps. As explained herein, in the CMP process 702, the presence of amorphous copper will help reduce dishing and reduce the erosion of the copper features in the structure.

圖8為以離子植入改善CMP製程結果的第二實施例流程圖。在此特定的實施例中,受離子植入的結構包括銅層。然而,其他的結構、金屬或導體可被使用在此製程中。在此實施例中,銅的離子植入802發生在銅的沉積及退火800、以及在至少部份的銅覆蓋層被移除801之後,但在完成CMP製程803前。銅的覆蓋層可藉由CMP移除,或是例如可使用電解CMP(electrolytic CMP,E-CMP)。E-CMP為一種反向的電鍍製程,其中銅由表面溶解進入電鍍浴(electroplating bath)中。在離子植入802後,完成CMP製程803。在一實例中,完成CMP製程803包含多個階段,或是可發生在多個步驟中。在CMP製程803中,非晶質銅的存在將會幫助減少碟形凹陷以及減少結構中銅的特徵結構受到侵蝕。Figure 8 is a flow chart of a second embodiment of the results of ion implantation to improve the CMP process. In this particular embodiment, the ion implanted structure comprises a copper layer. However, other structures, metals or conductors can be used in this process. In this embodiment, copper ion implantation 802 occurs after copper deposition and annealing 800, and after at least a portion of the copper cap layer is removed 801, but before CMP process 803 is completed. The copper cap layer can be removed by CMP, or for example, electrolytic CMP (E-CMP) can be used. E-CMP is a reverse electroplating process in which copper is dissolved from the surface into an electroplating bath. After ion implantation 802, CMP process 803 is completed. In one example, completing the CMP process 803 includes multiple stages or can occur in multiple steps. In CMP process 803, the presence of amorphous copper will help reduce dishing and reduce erosion of the features of the copper in the structure.

在圖8的特定實施例中,在非晶化的離子植入802時,在銅的特徵結構之間的介電質材料中,僅可發生脆弱的植入。由於阻障金屬(barrier metal)或銅周圍的材料較銅為緻密且硬,因此在阻障金屬中的被植入範圍會比在銅中來得淺。因此,在一特定能量的植入將會在銅中植入地較阻障金屬或銅周圍的材料來得深。植入進入阻障金屬或銅周圍的材料可能是淺的。舉例而言,在圖6A中,區域303受植入較層400為深。阻障金屬,如圖1所示,其可以是Ta、TaN或TiN,且阻障金屬可作為任何植入離子的遮罩,並可避免這些離子到達介電層。在銅的特徵結構中,可設計非晶化區域的厚度以改善CMP製程後續階段結果的均勻性。舉例而言,非晶化區域的厚度可以至少和在CMP製程中被移除的材料厚度相同,以改善結果的均勻性。In the particular embodiment of Figure 8, only a fragile implant can occur in the dielectric material between the features of the copper when the amorphized ions are implanted 802. Since the material around the barrier metal or copper is denser and harder than copper, the implanted area in the barrier metal is shallower than in copper. Therefore, implantation at a particular energy will be implanted in copper deeper than the barrier metal or material surrounding the copper. The material implanted into the barrier metal or copper may be shallow. For example, in Figure 6A, region 303 is deeper than implanted layer 400. The barrier metal, as shown in Figure 1, can be Ta, TaN or TiN, and the barrier metal acts as a mask for any implanted ions and can prevent these ions from reaching the dielectric layer. In the characteristic structure of copper, the thickness of the amorphized region can be designed to improve the uniformity of the results in subsequent stages of the CMP process. For example, the thickness of the amorphized region can be at least the same as the thickness of the material removed during the CMP process to improve the uniformity of the results.

在其他的實施例中,離子植入發生在CMP製程中較晚的階段。此處所說明之製程的實施例並不僅限於圖7與圖8所示的方法。In other embodiments, ion implantation occurs at a later stage in the CMP process. Embodiments of the processes described herein are not limited to the methods illustrated in Figures 7 and 8.

在圖7與圖8的實施例中,離子的種類可例如是Si、Ge、Ar、As、He、H、B、P、C、另一種鈍氣,或是分子物質,其包括C、B及H,例如碳硼烷C2 B10 H11 。離子的種類也可以是簇狀碳分子、大分子物質或是另外的物質。在植入中所使用的能量可取決於所選的物質以及所需要的植入深度。舉例來說,對45nm(奈米)的邏輯結構而言,銅的覆蓋層可大約為5-6μm(微米)。大部分的銅覆蓋層在CMP製程中被移除後,剩餘的銅覆蓋層厚度可大約為50nm。在銅的範圍中,Ta及TaN具有大約為0.5Rp的寄生電阻值(parasitic resistance)。這些物質也適用於可改善CMP製程結果的其他植入。In the embodiments of FIGS. 7 and 8, the type of ions may be, for example, Si, Ge, Ar, As, He, H, B, P, C, another indebted gas, or a molecular substance including C, B. And H, for example, carborane C 2 B 10 H 11 . The type of ions may also be a cluster of carbon molecules, a macromolecular substance or another substance. The energy used in the implantation can depend on the substance selected and the depth of implantation required. For example, for a 45 nm (nano) logic structure, the copper cap layer can be approximately 5-6 μm (microns). After most of the copper cap layer is removed in the CMP process, the remaining copper cap layer can be approximately 50 nm thick. In the range of copper, Ta and TaN have a parasitic resistance of about 0.5 Rp. These materials are also suitable for other implants that improve the results of the CMP process.

植入可在室溫下被執行,或者,在部分實施例中,植入可以是熱植入或冷植入。透過改變晶格中原子的間距、或非晶化的品質,較高或較低的溫度可改善植入的深度。舉例來說,由於較冷的植入可在較低的劑量下增加非晶化的深度,因此冷植入可能會是有益處的。較低的工件溫度將會降低物質可令工件非晶化的門檻,並且還可以改善非晶化的品質。非晶化的品質在較低的溫度下被改善,其原因在於,相較於在較高溫度下的晶格,工件的晶格可彼此較為緊密。因為非晶化的門檻被降低,所以冷植入亦可降低非晶化所需的劑量。由於較多的非晶化會發生在一給定的劑量下,因此冷植入可改善非晶化的品質。Implantation can be performed at room temperature, or, in some embodiments, the implantation can be thermal or cold implantation. Higher or lower temperatures improve the depth of implantation by changing the spacing of atoms in the crystal lattice, or the quality of the amorphization. For example, cold implants may be beneficial because colder implants can increase the depth of amorphization at lower doses. Lower workpiece temperatures will lower the threshold for the material to amorphize the workpiece and also improve the quality of the amorphization. The quality of the amorphization is improved at lower temperatures because the crystal lattices of the workpieces can be relatively close to each other compared to the lattice at higher temperatures. Since the amorphization threshold is lowered, cold implantation can also reduce the dose required for amorphization. Cold implantation can improve the quality of amorphization since more amorphization can occur at a given dose.

此外,在這些實施例中,任何在銅之特徵結構的表面上所剩餘的非晶化區域也可以改善電遷移。銅的非晶質表面,與例如為氮化物的保護層或蝕刻停止層之間也可以具有較佳的附著力。因此,可選擇植入的物質以改善CMP製程的均勻性,以及改善電遷移與附著力。Moreover, in these embodiments, any amorphized regions remaining on the surface of the features of copper may also improve electromigration. The amorphous surface of copper may also have better adhesion to a protective layer such as a nitride or an etch stop layer. Therefore, implanted materials can be selected to improve the uniformity of the CMP process and to improve electromigration and adhesion.

藉由植入摻雜物物質,例如B、P或As,此植入可改善CMP製程的結果,並可摻雜銅層。圖9為一銅層的示意圖,其中銅層已被一物質所植入。工件138的銅層1401及覆蓋層1404已被一摻雜物質植入於一被植入區域中,其中,此摻雜物質例如是B、P或As,而被植入區域往線1400沿伸。過量或覆蓋層1404將會在CMP製程中被往下移除至線1403。如此將會留下部分往線1400延伸的被植入區域。因此,工件138的一部分可在改善CMP製程結果的同時被摻雜。介電質1402亦可被此一物質所摻雜。雖然圖9所示的介電質1402與銅層1401被摻雜至相同的深度,在另一實例中,進入介電質1402內的植入深度,與進入銅層1401內的植入深度為不同。若介電質1402被摻雜,介電質1402的反應性、或是介電質1402在漿體中的濕蝕刻速率可被減低。在另一實施例中,例如為C的物質被植入進入銅層1401及介電質1402中。將碳植入進入介電質1402中可減低介電質1402的介電常數,或是介電質1402的k值。By implanting a dopant species, such as B, P or As, this implantation can improve the results of the CMP process and can be doped with a copper layer. Figure 9 is a schematic illustration of a copper layer in which a copper layer has been implanted with a substance. The copper layer 1401 and the cover layer 1404 of the workpiece 138 have been implanted in an implanted region by a dopant, wherein the dopant is, for example, B, P or As, and the implanted region extends along the line 1400. . The excess or cap layer 1404 will be removed down to line 1403 in the CMP process. This will leave a portion of the implanted area extending toward line 1400. Thus, a portion of the workpiece 138 can be doped while improving the CMP process results. Dielectric material 1402 can also be doped with this species. Although the dielectric 1402 and the copper layer 1401 shown in FIG. 9 are doped to the same depth, in another example, the implantation depth into the dielectric 1402 and the implantation depth into the copper layer 1401 are different. If the dielectric 1402 is doped, the reactivity of the dielectric 1402, or the wet etch rate of the dielectric 1402 in the slurry, can be reduced. In another embodiment, a substance such as C is implanted into the copper layer 1401 and the dielectric 1402. Implantation of carbon into the dielectric 1402 reduces the dielectric constant of the dielectric 1402, or the k value of the dielectric 1402.

如上所述,其他的金屬亦可受益於此離子植入製程。舉例而言,此製程可被應用於鎢。然而,此製程可被應用於其他特定的CMP製程中,例如晶體、介電質或高分子的CMP製程。由離子植入所造成的非晶化將會至少影響到碟形凹陷、侵蝕以及研磨速率。As noted above, other metals may also benefit from this ion implantation process. For example, this process can be applied to tungsten. However, this process can be applied to other specific CMP processes, such as CMP processes for crystals, dielectrics, or polymers. Amorphization caused by ion implantation will at least affect dishing, erosion, and polishing rates.

在一實施例中,離子植入製程可應用在PMD上。圖10為一PMD的剖面示意圖,其中此PMD被植入以改善CMP製程的結果。PMD1600包括多晶矽層1601、源極1602以及汲極1603。在一實例中,多晶矽層1601可為閘極。PMD1600亦包括層1604,層1604可為介電質或氧化物。PMD1600可具有除了圖10所示之外的其他設計,並且不僅限於圖10所示的實施例。在CMP製程中,層1604將會被研磨。將離子至少植入進入層1604的表面1605上將會改善CMP製程的結果。在部分實施例中,層1604的表面1605可被非晶化。此將至少影響到碟形凹陷、侵蝕以及研磨速率。In an embodiment, the ion implantation process can be applied to the PMD. Figure 10 is a schematic cross-sectional view of a PMD in which the PMD is implanted to improve the results of the CMP process. The PMD 1600 includes a polysilicon layer 1601, a source 1602, and a drain 1603. In an example, the polysilicon layer 1601 can be a gate. PMD 1600 also includes layer 1604, which may be a dielectric or oxide. The PMD 1600 may have other designs than those shown in FIG. 10, and is not limited to the embodiment shown in FIG. In the CMP process, layer 1604 will be ground. Implanting ions into at least the surface 1605 of the layer 1604 will improve the results of the CMP process. In some embodiments, surface 1605 of layer 1604 can be amorphized. This will affect at least the dishing, erosion and grinding rate.

在另一實施例中,離子植入製程可應用於STI。圖11為一STI的剖面示意圖,其中此STI被植入以改善CMP製程的結果。STI 1700包括結構1701,在本實施例中,結構1701具有兩個溝槽1703、1704。結構1701的這些溝槽1703、1704以及表面1705被覆蓋於層1702之中,層1702可為介電質或氧化物。STI 1700可具有除了圖11所示之外的其他設計,並且不僅限於圖11所示的實施例。在CMP製程中,層1702將會被往下研磨至STI 1700的表面1705,以至於僅有溝槽1703、1704會被層1702所填滿。層1702的植入將會改善CMP製程的結果。在部分實施例中,層1702可被非晶化。此將至少影響到碟形凹陷、侵蝕以及研磨速率。In another embodiment, the ion implantation process can be applied to an STI. Figure 11 is a schematic cross-sectional view of an STI in which the STI is implanted to improve the results of the CMP process. The STI 1700 includes a structure 1701, which in the present embodiment has two trenches 1703, 1704. These trenches 1703, 1704 and surface 1705 of structure 1701 are covered in layer 1702, which may be a dielectric or oxide. The STI 1700 may have other designs than those shown in FIG. 11, and is not limited to the embodiment shown in FIG. In the CMP process, layer 1702 will be ground down to surface 1705 of STI 1700 such that only trenches 1703, 1704 will be filled by layer 1702. The implantation of layer 1702 will improve the results of the CMP process. In some embodiments, layer 1702 can be amorphized. This will affect at least the dishing, erosion and grinding rate.

圖10及圖11所示的被植入層可以是任何晶體或任何介電質,例如像是氧化物、碳化物或氮化物。因此,本製程並不僅限於氧化物、碳化物或氮化物。The implanted layer shown in Figures 10 and 11 can be any crystal or any dielectric such as, for example, an oxide, a carbide or a nitride. Therefore, the process is not limited to oxides, carbides or nitrides.

在另一實施例中,可改變植入的劑量以使工件之中心所受到的植入多於邊緣所受到的植入。在CMP製程中,工件之中心通常被研磨地較邊緣多,這是因為研磨墊邊緣所受到的壓緊可能與研磨墊中間不同。圖12為一實施例的平面圖以及對應的剖面示意圖,在此實施例中,工件上的植入劑量不同。相較於工件138的邊緣區域901,工件138的中間區域900被較高的劑量所植入。在植入中,可改變離子的劑量、掃瞄速率、掃瞄圖樣、束電流或是射束能量,以形成中心區域900以及邊緣區域901。改變劑量而橫過工件138的其他圖樣亦為可能,例如一劑量沿著工件138的寬度由高而低、或是由工件138的中心到邊緣形成一梯度。In another embodiment, the implanted dose can be varied such that the center of the workpiece is subjected to more implants than the edge is subjected to. In a CMP process, the center of the workpiece is typically ground more than the edge because the compression of the edge of the pad may be different from the center of the pad. Figure 12 is a plan view and corresponding cross-sectional view of an embodiment in which the implant dose on the workpiece is different. The intermediate region 900 of the workpiece 138 is implanted by a higher dose than the edge region 901 of the workpiece 138. In implantation, the ion dose, scan rate, scan pattern, beam current, or beam energy can be varied to form a central region 900 and an edge region 901. Other patterns that vary the dose across the workpiece 138 are also possible, such as a dose that is high or low along the width of the workpiece 138, or a gradient from the center to the edge of the workpiece 138.

在其他的實施例中,工件的兩側可被植入以改善CMP製程的結果。在此特定的實施例中,工件的兩側會被研磨。在一特定的實施例中,工件的兩側為同時被研磨。In other embodiments, both sides of the workpiece can be implanted to improve the results of the CMP process. In this particular embodiment, both sides of the workpiece will be ground. In a particular embodiment, both sides of the workpiece are simultaneously ground.

離子植入亦可令CMP製程中的研磨速率增加或減少。相較於工件未受到植入的CMP製程,研磨速率可透過植入一表面以加速或減速。若是研磨為加速,CMP製程將花費較少的時間以及使用較少的漿體。在一具體的例子中,在植入後令CMP製程加速將減少10%漿體的使用。在一實施例中,為使CMP製程中的研磨加速,物質被植入表面,此物質例如為B、P、As或另外的活性摻質。在另一實施例中,為使CMP製程中的研磨減速,惰性氣體被植入進入表面中,此惰性氣體例如為H或鈍氣。Ion implantation can also increase or decrease the polishing rate in the CMP process. The polishing rate can be accelerated or decelerated by implanting a surface as compared to a CMP process in which the workpiece is not implanted. If the grinding is accelerated, the CMP process will take less time and use less slurry. In a specific example, accelerating the CMP process after implantation will reduce the use of slurry by 10%. In one embodiment, to accelerate the grinding in the CMP process, the substance is implanted onto the surface, such as B, P, As or another active dopant. In another embodiment, to decelerate the grinding in the CMP process, an inert gas is implanted into the surface, such as H or blunt gas.

使用例如為H或鈍氣的惰性氣體進行植入,可在工件中產生微氣泡。圖13為已受到惰性氣體植入的工件。物質1500,例如H或鈍氣,被植入工件138中。微氣泡1501或是微孔洞形成於工件138的表面附近。可藉由改變植入的參數,例如植入能量或是植入劑量,以調整微氣泡1501的深度或是微氣泡1501的範圍。由於微氣泡1501以高劑量存在於表面1502附近,工件138的表面1502可能為脆性或是多孔的,如此會影響到CMP製程。在其他實施例中,物質1500以低劑量被植入,在工件138中的金屬原子將擴散以修復任何在工件138中的缺陷,例如微氣泡1501。因此,微氣泡1501將會在CMP製程前被吸收或破壞,而物質1500將被併入工件138的晶格中。亦可加熱工件138並使物質1500由工件138中擴散出來。Implantation using an inert gas such as H or blunt gas can create microbubbles in the workpiece. Figure 13 shows a workpiece that has been implanted with an inert gas. Substance 1500, such as H or blunt gas, is implanted into workpiece 138. Microbubbles 1501 or microvoids are formed near the surface of the workpiece 138. The depth of the microbubbles 1501 or the range of microbubbles 1501 can be adjusted by varying the parameters of the implant, such as implant energy or implant dose. Since the microbubbles 1501 are present in the vicinity of the surface 1502 at a high dose, the surface 1502 of the workpiece 138 may be brittle or porous, which may affect the CMP process. In other embodiments, the substance 1500 is implanted at a low dose, and metal atoms in the workpiece 138 will diffuse to repair any defects in the workpiece 138, such as microbubbles 1501. Thus, the microbubbles 1501 will be absorbed or destroyed prior to the CMP process, while the material 1500 will be incorporated into the crystal lattice of the workpiece 138. The workpiece 138 can also be heated and the material 1500 diffused out of the workpiece 138.

在又一實例中,本離子植入方法的實施例可應用於研磨一被切割的工件,或應用於3D IC或堆疊晶片。在切割之前,例如已使用氫或氦植入此一工件以形成微氣泡。在切割後所形成的表面為粗糙的,並且需要CMP製程中的研磨。植入將會至少影響到CMP製程的碟形凹陷、侵蝕以及研磨速率。In yet another example, embodiments of the present ion implantation method can be applied to grinding a cut workpiece, or to a 3D IC or stacked wafer. Prior to cutting, such a workpiece has been implanted using hydrogen or helium to form microbubbles. The surface formed after dicing is rough and requires grinding in the CMP process. Implantation will at least affect the dishing, erosion, and polishing rates of the CMP process.

圖14(A)~(E)為切割的一實施例的剖面示意圖。在CMP製程前或在CMP製程中的植入,被應用於需要切割植入的工件,例如3D IC或是堆疊晶片的結構。此製程亦可應用於工件的製造,這些工件例如是使用在平面面板、薄膜、太陽能電池、發光二極體(LEDs)、其他的薄金屬片,或是其他的元件。使用本製程所切割的工件例如可以是矽、SiC、GaN、GaP、GaAs、多晶矽、Ge、石英或其他材料。14(A) to (E) are schematic cross-sectional views showing an embodiment of cutting. Implantation prior to the CMP process or during the CMP process is applied to structures that require cutting implants, such as 3D ICs or stacked wafer structures. This process can also be applied to the manufacture of workpieces such as flat panels, films, solar cells, light-emitting diodes (LEDs), other thin metal sheets, or other components. The workpiece cut using this process may be, for example, tantalum, SiC, GaN, GaP, GaAs, polysilicon, Ge, quartz, or other materials.

提供一工件138以製造被切割的工件,如圖14(A)所示。所述之工件138可為施體晶圓(donor wafer)。舉例來說,至少有一物質1000,例如氫或氦,被植入進入工件138中以形成微氣泡層1001,如圖14(B)所示。在退火或其他熱處理中,工件138會沿著微氣泡層1001斷開或裂開,如圖14(C)所示。在另一實施例中,可使用機械力、化學力或是流體力(fluid force)以沿著微氣泡層1001斷開或裂開工件138。在部分實施例中,經裂開所剩餘的工件138可被再次使用。在另一特定的實施例中,在沿著微氣泡層1001斷開或裂開工件138之前,工件138先與另一工件黏合。A workpiece 138 is provided to produce the workpiece to be cut, as shown in Figure 14(A). The workpiece 138 can be a donor wafer. For example, at least one substance 1000, such as hydrogen or helium, is implanted into the workpiece 138 to form the microbubble layer 1001, as shown in Figure 14(B). In the annealing or other heat treatment, the workpiece 138 may be broken or cracked along the microbubble layer 1001 as shown in Fig. 14(C). In another embodiment, mechanical, chemical, or fluid forces may be used to break or split the workpiece 138 along the microbubble layer 1001. In some embodiments, the remaining workpiece 138 after splitting can be reused. In another particular embodiment, the workpiece 138 is first bonded to another workpiece prior to breaking or cracking the workpiece 138 along the microbubble layer 1001.

然後,使用第二物質1002植入被裂開工件138的任一面,如圖14(D)所示。第二物質1002可以和第一物質1000相同,而此第二物質1002將可控制在被切割工件138上CMP製程的效果。被切割工件138接著在一CMP製程中被研磨,以使表面足夠平滑以供元件製造之用,如圖14(E)所示。第二物質1002的植入將會至少影響到CMP製程的碟形凹陷、侵蝕以及研磨速率。Then, any side of the cracked workpiece 138 is implanted using the second substance 1002 as shown in Fig. 14(D). The second substance 1002 can be the same as the first substance 1000, and this second substance 1002 can control the effect of the CMP process on the workpiece 138 being cut. The workpiece 138 to be cut is then ground in a CMP process to make the surface smooth enough for component fabrication, as shown in Figure 14(E). The implantation of the second substance 1002 will at least affect the dishing, erosion, and polishing rate of the CMP process.

圖15(A)~(G)為矽晶絕緣體(silicon-on-insulator,SOI)晶圓製造的一實施例剖面示意圖。透過在CMP製程前或在CMP製程中植入一物質,可改善SOI之晶圓製造。此植入方法的實施例可被應用於SOI晶圓製造的其他實施例,且不僅限於圖15所示的方法。15(A) to (G) are schematic cross-sectional views showing an embodiment of a silicon-on-insulator (SOI) wafer fabrication. Wafer fabrication can be improved by implanting a substance prior to the CMP process or during the CMP process. Embodiments of this implantation method can be applied to other embodiments of SOI wafer fabrication, and are not limited to the method illustrated in FIG.

提供一工件138以製造SOI晶圓,如圖15(A)所示。所述之工件138可為施體晶圓。此工件138具有熱氧化層1100形成於至少一表面上,如圖15(B)所示。舉例來說,至少有一物質1000,例如氫或氦,被植入進入工件138中以形成微氣泡層1001,如圖15(C)所示。然後此工件138被倒置與操作晶圓(handle wafer)1102黏合並被退火,如圖15(D)所示。在部分實施例中,在將工件138與操作晶圓1102黏合前,工件138會先被潔淨。在退火或另外的熱處理中,工件138會沿著微氣泡層1001斷開或裂開,如圖15(E)所示。在另一實施例中,可使用機械力、化學力或是流體力(fluid force)以沿著微氣泡層1001斷開或裂開工件138。在部分實施例中,經裂開所剩餘的工件138可被再次使用。A workpiece 138 is provided to fabricate the SOI wafer as shown in Figure 15(A). The workpiece 138 can be a donor wafer. This workpiece 138 has a thermal oxide layer 1100 formed on at least one surface as shown in Fig. 15(B). For example, at least one substance 1000, such as hydrogen or helium, is implanted into the workpiece 138 to form the microbubble layer 1001, as shown in Figure 15(C). This workpiece 138 is then inverted and bonded to the handle wafer 1102 and annealed as shown in Figure 15(D). In some embodiments, the workpiece 138 will be cleaned prior to bonding the workpiece 138 to the handle wafer 1102. During annealing or additional heat treatment, the workpiece 138 will break or rupture along the microbubble layer 1001, as shown in Figure 15(E). In another embodiment, mechanical, chemical, or fluid forces may be used to break or split the workpiece 138 along the microbubble layer 1001. In some embodiments, the remaining workpiece 138 after splitting can be reused.

接著,使用第二物質1002植入SOI晶圓1101的上層1103,如圖15(F)所示。第二物質1002可以和第一物質1000相同,而此第二物質1002將可控制上層1103上CMP製程的效果。接著,所形成的SOI晶圓1101在CMP製程中被研磨,以使表面足夠平滑以供元件製造之用;SOI晶圓1101包括熱氧化層1100及上層1103,如圖15(G)所示。第二物質1002的植入將會至少影響到CMP製程的碟形凹陷、侵蝕以及研磨速率。Next, the second layer 1002 is implanted into the upper layer 1103 of the SOI wafer 1101 as shown in FIG. 15(F). The second substance 1002 can be the same as the first substance 1000, and the second substance 1002 can control the effect of the CMP process on the upper layer 1103. Next, the formed SOI wafer 1101 is ground in a CMP process to make the surface smooth enough for component fabrication; the SOI wafer 1101 includes a thermal oxide layer 1100 and an upper layer 1103, as shown in FIG. 15(G). The implantation of the second substance 1002 will at least affect the dishing, erosion, and polishing rate of the CMP process.

雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明之精神和範圍內,當可作些許之更動與潤飾,故本發明之保護範圍當視後附之申請專利範圍所界定者為準。Although the present invention has been disclosed in the above embodiments, it is not intended to limit the invention, and any one of ordinary skill in the art can make some modifications and refinements without departing from the spirit and scope of the invention. The scope of the invention is defined by the scope of the appended claims.

100...電漿摻雜系統100. . . Plasma doping system

101...電漿源101. . . Plasma source

102...製程腔體102. . . Process chamber

103...封閉體積103. . . Closed volume

134...平臺134. . . platform

138...工件138. . . Workpiece

140...電漿140. . . Plasma

200...束線離子植入機200. . . Beam line ion implanter

211...終端站211. . . Terminal station

280...離子源280. . . source of ion

281...離子束281. . . Ion beam

290...加速或減速單元290. . . Acceleration or deceleration unit

295...平臺295. . . platform

301、302、401、402、403...金屬層301, 302, 401, 402, 403. . . Metal layer

303、411、412...區域303, 411, 412. . . region

304、405...孔洞304, 405. . . Hole

305、406...線305, 406. . . line

400、704、802...層400, 704, 802. . . Floor

404...金屬線404. . . metal wires

407、408、409、410...孔洞407, 408, 409, 410. . . Hole

413...襯層或擴散阻障層413. . . Liner or diffusion barrier

700~702、800~803...步驟700~702, 800~803. . . step

900...中間區域900. . . Intermediate area

901...邊緣區域901. . . Edge area

1400、1403...線1400, 1403. . . line

1401...銅層1401. . . Copper layer

1402...介電質1402. . . Dielectric

1404...覆蓋層1404. . . Cover layer

1000、1500...物質1000, 1500. . . substance

1001...微氣泡層1001. . . Microbubble layer

1002...第二物質1002. . . Second substance

1103...上層1103. . . upper layer

1100...熱氧化層1100. . . Thermal oxide layer

1102...操作晶圓1102. . . Operating wafer

1501...微氣泡1501. . . Microbubble

1600...PMD1600. . . PMD

1601‧‧‧多晶矽層1601‧‧‧Polysilicon layer

1602‧‧‧源極1602‧‧‧ source

1603‧‧‧汲極1603‧‧‧Bungee

1605、1705‧‧‧表面1605, 1705‧‧‧ surface

1700‧‧‧STI1700‧‧‧STI

1701‧‧‧結構1701‧‧‧ structure

1703、1704‧‧‧溝槽1703, 1704‧‧‧ trench

圖1為一金屬層的剖面示意圖,局部的碟形凹陷已存在於此金屬層中,以說明先前技術的缺點。1 is a schematic cross-sectional view of a metal layer in which a local dishing is already present to illustrate the disadvantages of the prior art.

圖2為一金屬層的剖面示意圖,局部的碟形凹陷已存在於此金屬層中,以說明先前技術的缺點。2 is a schematic cross-sectional view of a metal layer in which a local dishing is already present to illustrate the disadvantages of the prior art.

圖3為一金屬層的剖面示意圖,侵蝕已存在於此金屬層中,以說明先前技術的缺點。Figure 3 is a schematic cross-sectional view of a metal layer in which etching has been present to illustrate the shortcomings of the prior art.

圖4為一電漿摻雜系統的方塊圖。Figure 4 is a block diagram of a plasma doping system.

圖5為一束線離子植入機的方塊圖。Figure 5 is a block diagram of a beam line ion implanter.

圖6(A)~(B)為一金屬層在CMP製程前、及CMP製程後的剖面示意圖。6(A) to (B) are schematic cross-sectional views of a metal layer before the CMP process and after the CMP process.

圖7為以離子植入改善CMP製程結果的第一實施例流程圖。Figure 7 is a flow chart of a first embodiment of ion implantation to improve the CMP process results.

圖8為以離子植入改善CMP製程結果的第二實施例流程圖。Figure 8 is a flow chart of a second embodiment of the results of ion implantation to improve the CMP process.

圖9為一銅層的示意圖,其中銅層已被一物質所植入。Figure 9 is a schematic illustration of a copper layer in which a copper layer has been implanted with a substance.

圖10為一PMD的剖面示意圖,其中此PMD被植入以改善CMP製程的結果。Figure 10 is a schematic cross-sectional view of a PMD in which the PMD is implanted to improve the results of the CMP process.

圖11為一STI的剖面示意圖,其中此STI被植入以改善CMP製程的結果。Figure 11 is a schematic cross-sectional view of an STI in which the STI is implanted to improve the results of the CMP process.

圖12為一實施例的平面圖以及對應的剖面示意圖,在此實施例中,工件上的植入劑量不同。Figure 12 is a plan view and corresponding cross-sectional view of an embodiment in which the implant dose on the workpiece is different.

圖13為一已受到惰性氣體植入的工件。Figure 13 shows a workpiece that has been implanted with an inert gas.

圖14(A)~(E)為切割的一實施例的剖面示意圖。14(A) to (E) are schematic cross-sectional views showing an embodiment of cutting.

圖15(A)~(G)為SOI晶圓製造的一實施例剖面示意圖。15(A) to (G) are schematic cross-sectional views showing an embodiment of the SOI wafer fabrication.

301、302...金屬層301, 302. . . Metal layer

303...區域303. . . region

304...孔洞304. . . Hole

305...線305. . . line

400...層400. . . Floor

Claims (23)

一種改良化學機械研磨平坦化之均勻度的方法,包括:於工件的表面沉積金屬;植入物質至所述金屬中,以使所述金屬的至少一部分非晶化,其中所述表面上的第一處與所述表面上的第二處接受不同劑量的所述物質;以及於非晶化的所述金屬所曝露的表面上執行化學機械研磨。 A method of improving the uniformity of chemical mechanical polishing planarization, comprising: depositing a metal on a surface of a workpiece; implanting a substance into the metal to amorphize at least a portion of the metal, wherein the surface is A different dose of the substance is received at a second location on the surface; and chemical mechanical polishing is performed on the exposed surface of the amorphized metal. 如申請專利範圍第1項所述的改良化學機械研磨平坦化之均勻度的方法,其中所述金屬是選自銅及鎢所組之族群。 The method of improving the uniformity of planarization of chemical mechanical polishing as described in claim 1, wherein the metal is selected from the group consisting of copper and tungsten. 如申請專利範圍第1項所述的改良化學機械研磨平坦化之均勻度的方法,其中所述物質是選自Si、Ge、As、B、P、H、He、Ne、Ar、Kr、Xe及C所組之族群。 The method of improving the uniformity of planarization of chemical mechanical polishing as described in claim 1, wherein the substance is selected from the group consisting of Si, Ge, As, B, P, H, He, Ne, Ar, Kr, Xe And the group of C group. 如申請專利範圍第1項所述的改良化學機械研磨平坦化之均勻度的方法,其中所述改良化學機械研磨平坦化之均勻度的方法更包括以所述非晶化控制所述金屬中的電遷移。 The method for improving the uniformity of planarization of a CMP by the method of claim 1, wherein the method for improving the uniformity of planarization of the CMP includes the controlling the amorphization in the metal Electromigration. 如申請專利範圍第1項所述的改良化學機械研磨平坦化之均勻度的方法,其中所述改良化學機械研磨平坦化之均勻度的方法更包括以所述非晶化控制所述金屬與第一層的附著力。 The method of improving the uniformity of planarization of chemical mechanical polishing according to claim 1, wherein the method for improving the uniformity of planarization of the chemical mechanical polishing further comprises controlling the metal with the amorphization The adhesion of one layer. 如申請專利範圍第1項所述的改良化學機械研磨平 坦化之均勻度的方法,其中所述非晶化發生在所述化學機械研磨前。 Improved chemical mechanical polishing as described in claim 1 A method of homogenizing uniformity, wherein the amorphization occurs prior to the chemical mechanical polishing. 如申請專利範圍第1項所述的改良化學機械研磨平坦化之均勻度的方法,更包括移除所述工件上所述金屬的覆蓋層。 The method of improving the uniformity of planarization of a CMP by the method of claim 1, further comprising removing the covering layer of the metal on the workpiece. 如申請專利範圍第7項所述的改良化學機械研磨平坦化之均勻度的方法,其中所述非晶化發生在移除所述工件上所述金屬的覆蓋層之後,但所述非晶化發生在所述化學機械研磨之前。 A method for improving the uniformity of planarization of a CMP by the method of claim 7, wherein the amorphization occurs after removing a coating of the metal on the workpiece, but the amorphization This occurs before the chemical mechanical polishing. 如申請專利範圍第1項所述的改良化學機械研磨平坦化之均勻度的方法,其中所述物質是選自As、B及P所組之族群,且相較於未受植入工件的速率,執行所述化學機械研磨是處於加速速率。 The method of improving the uniformity of planarization of chemical mechanical polishing as described in claim 1, wherein the substance is selected from the group consisting of As, B, and P, and is compared to a rate at which the workpiece is not implanted. The CMP is performed at an acceleration rate. 如申請專利範圍第1項所述的改良化學機械研磨平坦化之均勻度的方法,其中所述物質是選自H、He、Ne、Ar、Kr及Xe所組之族群,且相較於未受植入工件的速率,執行所述化學機械研磨是處於減速速率。 The method of improving the uniformity of planarization of chemical mechanical polishing according to claim 1, wherein the substance is selected from the group consisting of H, He, Ne, Ar, Kr, and Xe, and compared to The rate at which the chemical mechanical polishing is performed is at a rate of deceleration. 如申請專利範圍第1項所述的改良化學機械研磨平坦化之均勻度的方法,其中所述第一處為中間區域,所述第二處為邊緣區域。 A method of improving the uniformity of planarization of chemical mechanical polishing as described in claim 1, wherein the first portion is an intermediate portion and the second portion is an edge region. 如申請專利範圍第11項所述的改良化學機械研磨平坦化之均勻度的方法,其中所述中間區域具有第一劑量,所述邊緣區域具有第二劑量,所述第一劑量大於所述第二劑量。 The method of improving the uniformity of planarization of chemical mechanical polishing as described in claim 11, wherein the intermediate region has a first dose, the edge region has a second dose, and the first dose is greater than the first Two doses. 一種改良化學機械研磨平坦化之均勻度的方法,包括:於工件的表面沉積一層;將物質植入所述層的至少一部份,其中所述表面上的第一處與所述表面上的第二處接受不同劑量的所述物質;以及於所述層所曝露的表面執行化學機械研磨。 A method of improving the uniformity of chemical mechanical polishing planarization, comprising: depositing a layer on a surface of a workpiece; implanting a substance into at least a portion of the layer, wherein the first portion on the surface and the surface The second portion receives the different doses of the substance; and performs chemical mechanical polishing on the surface exposed by the layer. 如申請專利範圍第13項所述的改良化學機械研磨平坦化之均勻度的方法,其中所述層是選自介電質及晶體所組之族群。 The method of improving the uniformity of planarization of chemical mechanical polishing according to claim 13, wherein the layer is selected from the group consisting of dielectrics and crystals. 如申請專利範圍第13項所述的改良化學機械研磨平坦化之均勻度的方法,其中所述物質是選自Si、Ge、As、B、P、H、He、Ne、Ar、Kr、Xe及C所組之族群。 The method for improving the uniformity of planarization of chemical mechanical polishing according to claim 13, wherein the substance is selected from the group consisting of Si, Ge, As, B, P, H, He, Ne, Ar, Kr, Xe And the group of C group. 如申請專利範圍第13項所述的改良化學機械研磨平坦化之均勻度的方法,其中所述物質是選自As、B及P所組之族群,且相較於未受植入工件的速率,執行所述化學機械研磨是處於加速速率。 A method for improving the uniformity of planarization of chemical mechanical polishing as described in claim 13, wherein the substance is selected from the group consisting of As, B, and P, and compared to the rate at which the workpiece is not implanted. The CMP is performed at an acceleration rate. 如申請專利範圍第13項所述的改良化學機械研磨平坦化之均勻度的方法,其中所述物質是選自H、He、Ne、Ar、Kr及Xe所組之族群,且相較於未受植入工件的速率,執行所述化學機械研磨是處於減速速率。 The method for improving the uniformity of planarization of chemical mechanical polishing according to claim 13, wherein the substance is selected from the group consisting of H, He, Ne, Ar, Kr, and Xe, and compared to The rate at which the chemical mechanical polishing is performed is at a rate of deceleration. 如申請專利範圍第13項所述的改良化學機械研磨平坦化之均勻度的方法,其中所述第一處為中間區域,所述第二處為邊緣區域。 A method of improving the uniformity of planarization of chemical mechanical polishing as described in claim 13 wherein said first portion is an intermediate portion and said second portion is an edge region. 如申請專利範圍第18項所述的改良化學機械研磨平坦化之均勻度的方法,其中所述中間區域具有第一劑量,所述邊緣區域具有第二劑量,所述第一劑量大於所述第二劑量。 The method of improving the uniformity of CMP polishing planarization as described in claim 18, wherein the intermediate region has a first dose, the edge region has a second dose, and the first dose is greater than the first Two doses. 如申請專利範圍第13項所述的改良化學機械研磨平坦化之均勻度的方法,其中所述層藉由植入而非晶化,且對非晶化的所述層進行所述化學機械研磨。 The method of improving the uniformity of planarization of chemical mechanical polishing according to claim 13, wherein the layer is amorphized by implantation, and the chemically mechanically polished the amorphized layer. . 一種改良化學機械研磨平坦化之均勻度的方法,包括:將第一物質植入工件,以在所述工件中形成微氣泡層;沿著所述微氣泡層切割所述工件以形成切割面;將第二物質植入所述切割面的至少一部份;以及在所述切割面的植入部分上執行化學機械研磨。 A method for improving the uniformity of CMP polishing planarization, comprising: implanting a first substance into a workpiece to form a microbubble layer in the workpiece; and cutting the workpiece along the microbubble layer to form a cut surface; Implanting a second substance into at least a portion of the cutting face; and performing chemical mechanical polishing on the implanted portion of the cutting face. 如申請專利範圍第21項所述的改良化學機械研磨平坦化之均勻度的方法,其中所述第二物質是選自Si、Ge、As、B、P、H、He、Ne、Ar、Kr、Xe及C所組之族群。 The method of improving the uniformity of planarization of chemical mechanical polishing according to claim 21, wherein the second substance is selected from the group consisting of Si, Ge, As, B, P, H, He, Ne, Ar, Kr , the group of Xe and C groups. 如申請專利範圍第21項所述的改良化學機械研磨平坦化之均勻度的方法,其中所述方法更包括在所述工件上改變所述第二物質的劑量。A method of improving the uniformity of planarization of a CMP according to claim 21, wherein the method further comprises changing a dose of the second substance on the workpiece.
TW098110658A 2008-05-02 2009-03-31 Method to improve uniformity of chemical mechanical polishing planarization TWI476820B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US4997108P 2008-05-02 2008-05-02
US12/331,937 US7767583B2 (en) 2008-03-04 2008-12-10 Method to improve uniformity of chemical mechanical polishing planarization

Publications (2)

Publication Number Publication Date
TW200947524A TW200947524A (en) 2009-11-16
TWI476820B true TWI476820B (en) 2015-03-11

Family

ID=44870361

Family Applications (1)

Application Number Title Priority Date Filing Date
TW098110658A TWI476820B (en) 2008-05-02 2009-03-31 Method to improve uniformity of chemical mechanical polishing planarization

Country Status (1)

Country Link
TW (1) TWI476820B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105575786B (en) * 2014-10-13 2018-10-23 中芯国际集成电路制造(上海)有限公司 A kind of semiconductor devices and its manufacturing method, electronic device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6274511B1 (en) * 1999-02-24 2001-08-14 Advanced Micro Devices, Inc. Method of forming junction-leakage free metal silicide in a semiconductor wafer by amorphization of refractory metal layer
US20060286797A1 (en) * 2005-06-15 2006-12-21 Chartered Semiconductor Manufacturing Ltd Grain boundary blocking for stress migration and electromigration improvement in CU interconnects
US20070042580A1 (en) * 2000-08-10 2007-02-22 Amir Al-Bayati Ion implanted insulator material with reduced dielectric constant
US20070161199A1 (en) * 2004-01-30 2007-07-12 Etsuro Morita Method for manufacturing soi wafer

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6274511B1 (en) * 1999-02-24 2001-08-14 Advanced Micro Devices, Inc. Method of forming junction-leakage free metal silicide in a semiconductor wafer by amorphization of refractory metal layer
US20070042580A1 (en) * 2000-08-10 2007-02-22 Amir Al-Bayati Ion implanted insulator material with reduced dielectric constant
US20070161199A1 (en) * 2004-01-30 2007-07-12 Etsuro Morita Method for manufacturing soi wafer
US20060286797A1 (en) * 2005-06-15 2006-12-21 Chartered Semiconductor Manufacturing Ltd Grain boundary blocking for stress migration and electromigration improvement in CU interconnects

Also Published As

Publication number Publication date
TW200947524A (en) 2009-11-16

Similar Documents

Publication Publication Date Title
US7767583B2 (en) Method to improve uniformity of chemical mechanical polishing planarization
EP1780794B1 (en) Method for manufacturing bonded wafer
US9064697B2 (en) Trap rich layer formation techniques for semiconductor devices
KR101768928B1 (en) Substrate processing method and method for producing semiconductor device
US7902091B2 (en) Cleaving of substrates
US20020052119A1 (en) In-situ flowing bpsg gap fill process using hdp
US6217951B1 (en) Impurity introduction method and apparatus thereof and method of manufacturing semiconductor device
JP2008519458A (en) Copper interconnect wiring and method of forming the same
US20080194084A1 (en) Method of fabrication of highly heat dissipative substrates
TW200931535A (en) Implantation of multiple species to address copper reliability
KR101528383B1 (en) Method to improve electrical leakage performance and to minimize electromigration in semiconductor devices
CN111133558B (en) Method and apparatus for filling substrate features with cobalt
US6784515B1 (en) Semiconductor integrated circuit device
TWI476820B (en) Method to improve uniformity of chemical mechanical polishing planarization
US20090212434A1 (en) Methods of manufacturing semiconductor devices and a semiconductor structure
CN108122829B (en) Semiconductor structure and method for manufacturing semiconductor structure
US20030166328A1 (en) Method of manufacturing semiconductor devices by sputter-doping
KR20030076627A (en) Method of producing soi materials
WO2020068699A1 (en) Systems and methods of masking during high-energy implantation when fabricating wide band gap semiconductor devices
Bourdelle et al. Fabrication of directly bonded Si substrates with hybrid crystal orientation for advanced bulk CMOS technology
US20240021433A1 (en) Forming a doped hardmask
US6730598B1 (en) Integration of annealing capability into metal deposition or CMP tool
US11605741B2 (en) Methods of forming doped silicide power devices
US20050014344A1 (en) Method of forming well in semiconductor device
KR100458475B1 (en) Method for planarizing semiconductor device to simultaneously improve polishing planarization and polishing uniformity after planarization process