TWI456398B - Data routing system supporting dual host apparatuses - Google Patents

Data routing system supporting dual host apparatuses Download PDF

Info

Publication number
TWI456398B
TWI456398B TW101123901A TW101123901A TWI456398B TW I456398 B TWI456398 B TW I456398B TW 101123901 A TW101123901 A TW 101123901A TW 101123901 A TW101123901 A TW 101123901A TW I456398 B TWI456398 B TW I456398B
Authority
TW
Taiwan
Prior art keywords
socket
plug
channel
master device
data
Prior art date
Application number
TW101123901A
Other languages
Chinese (zh)
Other versions
TW201403333A (en
Inventor
Fu Yia Hsieh
Chien Hsun Wu
Original Assignee
Acer Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Acer Inc filed Critical Acer Inc
Priority to TW101123901A priority Critical patent/TWI456398B/en
Publication of TW201403333A publication Critical patent/TW201403333A/en
Application granted granted Critical
Publication of TWI456398B publication Critical patent/TWI456398B/en

Links

Landscapes

  • Multi Processors (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)

Claims (10)

一種支援雙主控裝置的資料路由系統,包括:一第一主控裝置,包括:一第一插頭及一第一插座,適於傳輸一第一通道的資料;一第二插頭及一第二插座,適於傳輸一第二通道的資料;一從屬控制器,耦接該第一插頭;一第一集線器,耦接該第一插座;以及一處理器,耦接該從屬控制器及該第一集線器,處理經由該第一通道傳輸的資料;至少一儲存裝置,各所述儲存裝置包括:一第三插頭及一第三插座,適於傳輸該第一通道的資料,該第三插頭適於插入該第一插座;一第四插頭及一第四插座,適於傳輸該第二通道的資料,該第四插頭適於插入該第二插座;一第二集線器,耦接該第三插頭及該第三插座,處理經由該第一通道傳輸的資料;以及至少一非儲存裝置,各所述非儲存裝置包括:一第五插頭及一第五插座,適於傳輸該第一通道的資料,該第五插頭適於插入該第一插座或該第三插座;一第六插頭及一第六插座,適於傳輸該第二通道的資料,該第六插頭適於插入該第二插座或該第四插座;以及 一第三集線器,耦接該第六插頭及該第六插座,處理經由該第二通道傳輸的資料,其中該第一主控裝置的該從屬控制器包括虛擬化該第一主控裝置為一從屬裝置,以提供與該第一主控裝置連接的一第二主控裝置存取該第一主控裝置所串接的所述儲存裝置。A data routing system supporting a dual master device, comprising: a first master device, comprising: a first plug and a first socket, adapted to transmit data of a first channel; a second plug and a second a socket adapted to transmit data of a second channel; a slave controller coupled to the first plug; a first hub coupled to the first socket; and a processor coupled to the slave controller and the first a hub for processing data transmitted through the first channel; at least one storage device, each of the storage devices includes: a third plug and a third socket, adapted to transmit data of the first channel, the third plug is suitable Inserting the first socket; a fourth plug and a fourth socket adapted to transmit the data of the second channel, the fourth plug is adapted to be inserted into the second socket; a second hub coupled to the third plug And the third socket, processing the data transmitted through the first channel; and the at least one non-storage device, each of the non-storage devices comprising: a fifth plug and a fifth socket, adapted to transmit the data of the first channel The fifth The head is adapted to be inserted into the first socket or the third socket; a sixth plug and a sixth socket adapted to transmit data of the second channel, the sixth plug being adapted to be inserted into the second socket or the fourth socket ;as well as a third hub, coupled to the sixth plug and the sixth socket, processing data transmitted via the second channel, wherein the slave controller of the first master device comprises virtualizing the first master device into a The slave device provides a second master device connected to the first master device to access the storage device connected in series with the first master device. 如申請專利範圍第1項所述之支援雙主控裝置的資料路由系統,其中該第一插頭及該第二插頭分別連接該第二主控裝置,以提供該第二主控裝置透過該第一通道存取所述儲存裝置以及透過該第二通道存取所述非儲存裝置。The data routing system of the dual master device as described in claim 1, wherein the first plug and the second plug are respectively connected to the second master device to provide the second master device to transmit the second master device Accessing the storage device in one channel and accessing the non-storage device through the second channel. 如申請專利範圍第1項所述之支援雙主控裝置的資料路由系統,更包括:一輸入輸出擴充裝置,包括:一第七插座,連接該第一插頭;一第八插座,連接該第二插頭;一第七插頭,連接該第二主控裝置;一第四集線器,耦接該第七插座及該第八插座,接收經由該第七插座及該第八插座接收的該第一通道及該第二通道的資料;一介面控制器,耦接該第四集線器及該第七插頭,合併該第四集線器所接收的該第一通道及該第二通道的資料,並透過該第七插頭傳輸至該第二主控裝置。The data routing system for supporting the dual master device as described in claim 1 further includes: an input/output expansion device, comprising: a seventh socket connected to the first plug; and an eighth socket connected to the first a second plug, connected to the second main control device; a fourth hub coupled to the seventh socket and the eighth socket, receiving the first channel received through the seventh socket and the eighth socket And the information of the second channel; the interface controller is coupled to the fourth hub and the seventh plug, and combines the data of the first channel and the second channel received by the fourth hub, and transmits the data through the seventh channel The plug is transmitted to the second main control device. 如申請專利範圍第3項所述之支援雙主控裝置的 資料路由系統,其中該輸入輸出擴充裝置更包括:一圖形處理單元,耦接該介面控制器,以接收並處理該第二主控裝置提出的一圖形處理請求。Supporting dual master devices as described in item 3 of the patent application scope The data routing system, wherein the input/output expansion device further comprises: a graphics processing unit coupled to the interface controller to receive and process a graphics processing request by the second master device. 如申請專利範圍第3項所述之支援雙主控裝置的資料路由系統,其中該第一主控裝置及該輸入輸出擴充裝置包括彼此對應的一硬體防呆裝置,以限定該第一主控裝置的該第一插頭及該第二插頭只能插入該輸入輸出擴充裝置的該第七插座及該第八插座。The data routing system supporting the dual master device according to claim 3, wherein the first master device and the input/output expansion device comprise a hardware foolproof device corresponding to each other to define the first master The first plug and the second plug of the control device can only be inserted into the seventh socket and the eighth socket of the input/output expansion device. 如申請專利範圍第3項所述之支援雙主控裝置的資料路由系統,其中該介面控制器為支援雙通道資料傳輸的雷電控制器。For example, the data routing system supporting the dual master device described in claim 3, wherein the interface controller is a lightning controller that supports dual channel data transmission. 如申請專利範圍第1項所述之支援雙主控裝置的資料路由系統,其中該第一主控裝置更包括:一網路模組,耦接該處理器,適於連結網路,以提供該網路上的其他裝置透過該第一主控裝置存取所述儲存裝置上的資料。The data routing system of the dual master device as described in claim 1, wherein the first master device further includes: a network module coupled to the processor and adapted to connect to the network to provide Other devices on the network access the data on the storage device through the first master device. 如申請專利範圍第1項所述之支援雙主控裝置的資料路由系統,其中該第一集線器、該第二集線器及該第三集線器分別耦接一主體,以存取該主體,並透過該第一通道傳輸所存取的資料。The data routing system of the dual master device of claim 1, wherein the first hub, the second hub, and the third hub are respectively coupled to a main body to access the main body and pass through the main body. The first channel transmits the accessed data. 如申請專利範圍第1項所述之支援雙主控裝置的資料路由系統,其中所述儲存裝置包括硬碟、記憶體或記憶卡。The data routing system supporting the dual master device according to claim 1, wherein the storage device comprises a hard disk, a memory or a memory card. 如申請專利範圍第1項所述之支援雙主控裝置的資料路由系統,其中所述非儲存裝置包括圖形處理單元、顯示器、光碟機或燒錄器。The data routing system supporting the dual master device according to claim 1, wherein the non-storage device comprises a graphics processing unit, a display, a CD player or a programmer.
TW101123901A 2012-07-03 2012-07-03 Data routing system supporting dual host apparatuses TWI456398B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW101123901A TWI456398B (en) 2012-07-03 2012-07-03 Data routing system supporting dual host apparatuses

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW101123901A TWI456398B (en) 2012-07-03 2012-07-03 Data routing system supporting dual host apparatuses

Publications (2)

Publication Number Publication Date
TW201403333A TW201403333A (en) 2014-01-16
TWI456398B true TWI456398B (en) 2014-10-11

Family

ID=50345540

Family Applications (1)

Application Number Title Priority Date Filing Date
TW101123901A TWI456398B (en) 2012-07-03 2012-07-03 Data routing system supporting dual host apparatuses

Country Status (1)

Country Link
TW (1) TWI456398B (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060002482A1 (en) * 2004-06-30 2006-01-05 Clinton Walker Signal drive de-emphasis for memory bus
US20090248941A1 (en) * 2008-03-31 2009-10-01 Advanced Micro Devices, Inc. Peer-To-Peer Special Purpose Processor Architecture and Method
CN101710314A (en) * 2009-11-17 2010-05-19 中兴通讯股份有限公司 High-speed peripheral component interconnection switching controller and realizing method thereof
TWI335514B (en) * 2005-01-31 2011-01-01 Intel Corp Memory buffers for merging local data from memory modules
CN102057363A (en) * 2008-04-11 2011-05-11 桑迪士克以色列有限公司 Direct data transfer between slave devices

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060002482A1 (en) * 2004-06-30 2006-01-05 Clinton Walker Signal drive de-emphasis for memory bus
TWI335514B (en) * 2005-01-31 2011-01-01 Intel Corp Memory buffers for merging local data from memory modules
US20090248941A1 (en) * 2008-03-31 2009-10-01 Advanced Micro Devices, Inc. Peer-To-Peer Special Purpose Processor Architecture and Method
CN102007479A (en) * 2008-03-31 2011-04-06 先进微装置公司 Peer-to-peer special purpose processor architecture and method
CN102057363A (en) * 2008-04-11 2011-05-11 桑迪士克以色列有限公司 Direct data transfer between slave devices
CN101710314A (en) * 2009-11-17 2010-05-19 中兴通讯股份有限公司 High-speed peripheral component interconnection switching controller and realizing method thereof

Also Published As

Publication number Publication date
TW201403333A (en) 2014-01-16

Similar Documents

Publication Publication Date Title
WO2010059007A3 (en) Storage device of serial attached small computer system interface/serial advanced technology attachment type
CN104951252A (en) Data access method and PCIe storage devices
BR112012031320A2 (en) system and methods for multi-link dynamic compilation partitioning
WO2011123361A3 (en) Mapping rdma semantics to high speed storage
JP2013037517A5 (en)
JP2016505915A (en) Flexible implementation of serial bus support via display interface
CN103902427A (en) Out-band hard disk status obtaining method
CN103077102A (en) Computer starting detection system
WO2018188283A1 (en) Information processing method and electronic device
CN204009695U (en) A kind of Loongson server mainboard that has high performance chips group
CN103399830B (en) The Apparatus and method for of computer physics internal memory is read by PCI Express bus
WO2014162257A3 (en) Wearable personal mini cloud game and multimedia device
WO2011132923A3 (en) Raid control semiconductor storage device and manufacturing method thereof
CN106407145A (en) An interface access method and system and a memory card
CN103747304A (en) Intelligent set top box integrated with wireless router
JP2014154157A5 (en)
CN103019987A (en) Method and system for transmitting data on basis of USB (universal serial bus) interfaces
WO2015024491A3 (en) Enhanced data transfer in multi-cpu systems
CN103517085A (en) Method for implementing remote server management based on video decoding design
WO2011094436A3 (en) Interface methods and apparatus for memory devices
CN203133695U (en) BMC (backboard management controller) card based on AST2300 control chip
TWI456398B (en) Data routing system supporting dual host apparatuses
US9612994B2 (en) Snoop and replay for completing bus transaction
TW201407379A (en) Expansion module and cloud device thereof
WO2012169825A3 (en) Two-way raid controller for a semiconductor storage device