TWI428908B - Display and method for transmitting image data therein - Google Patents
Display and method for transmitting image data therein Download PDFInfo
- Publication number
- TWI428908B TWI428908B TW98114443A TW98114443A TWI428908B TW I428908 B TWI428908 B TW I428908B TW 98114443 A TW98114443 A TW 98114443A TW 98114443 A TW98114443 A TW 98114443A TW I428908 B TWI428908 B TW I428908B
- Authority
- TW
- Taiwan
- Prior art keywords
- pixel data
- bus
- timing controller
- timing
- display device
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims description 13
- 230000006798 recombination Effects 0.000 claims description 3
- 238000005215 recombination Methods 0.000 claims description 3
- 230000005540 biological transmission Effects 0.000 description 11
- 238000010586 diagram Methods 0.000 description 4
- 230000011664 signaling Effects 0.000 description 2
- 230000008054 signal transmission Effects 0.000 description 1
Description
本發明是有關於一種傳送影像資料之方法,且特別是有關於一種經由低擺幅差動信號(RSDS)傳輸介面傳送影像資料至顯示裝置中驅動器之方法。The present invention relates to a method of transmitting image data, and more particularly to a method of transmitting image data to a driver in a display device via a low swing differential signal (RSDS) transmission interface.
低擺幅差動信號(reduced swing differential signaling,RSDS)係一種信號擺幅約200mV的差動傳輸介面,其定義了發射器的輸出和接收器的輸入特性,以及時序控制器與驅動器之間晶片對晶片介面的通信協定,亦擁有許多信號傳輸的優點,例如:不易受雜訊干擾、低電磁干擾以及低功率損耗等等。Reduced swing differential signaling (RSDS) is a differential transmission interface with a signal swing of approximately 200 mV, which defines the output characteristics of the transmitter and receiver, and the wafer between the timing controller and the driver. The communication protocol for the chip interface also has many advantages of signal transmission, such as: being less susceptible to noise interference, low electromagnetic interference, and low power loss.
然而,每當影像資料(包含由複數個位元所組成之畫素資料)自時序控制器經由RSDS傳輸介面傳送至顯示裝置中的驅動器時,影像資料通常係由單一時序控制器以逐一位元的方式進行傳送;因此,時序控制器和驅動器之間的影像資料傳輸,通常非常緩慢而沒有效率。是故,影像資料傳輸無法有效率地進行,而顯示裝置的操作速度亦無法獲得提昇。However, whenever image data (including pixel data composed of a plurality of bits) is transmitted from the timing controller to the driver in the display device via the RSDS transmission interface, the image data is usually one bit by one single controller. The way to transmit; therefore, the transmission of image data between the timing controller and the drive is usually very slow and inefficient. Therefore, the transmission of image data cannot be performed efficiently, and the operation speed of the display device cannot be improved.
本發明之一目的是在提供一種顯示裝置,藉以使其操作速度獲得提昇。It is an object of the present invention to provide a display device whereby its operating speed is improved.
本發明之另一目的是在提供一種顯示裝置中傳送影像資料之方法,藉以使影像資料傳輸更有效率。Another object of the present invention is to provide a method of transmitting image data in a display device whereby image data transmission is more efficient.
本發明之一技術樣態係關於一種顯示裝置,其包含一第一時序控制器、一第二時序控制器以及一源極驅動器。第一時序控制器包含一第一發射器,第一發射器連接於一第一匯流排,且第一時序控制器係用以經由第一匯流排傳送第一畫素資料。第二時序控制器包含一第二發射器,第二發射器連接於一第二匯流排,且第二時序控制器係用以經由第二匯流排傳送第二畫素資料。源極驅動器包含一接收器以及複數個通道,其中接收器連接於第一匯流排以及第二匯流排,源極驅動器係用以接收第一畫素資料以及第二畫素資料,並根據一匯流排模式重組第一畫素資料以及第二畫素資料,以產生第三畫素資料供上述通道進行操作。One aspect of the present invention relates to a display device including a first timing controller, a second timing controller, and a source driver. The first timing controller includes a first transmitter, the first transmitter is coupled to a first bus, and the first timing controller is configured to transmit the first pixel data via the first bus. The second timing controller includes a second transmitter, the second transmitter is coupled to a second bus, and the second timing controller is configured to transmit the second pixel data via the second bus. The source driver includes a receiver and a plurality of channels, wherein the receiver is connected to the first bus bar and the second bus bar, and the source driver is configured to receive the first pixel data and the second pixel data, and according to a convergence The row mode reorganizes the first pixel data and the second pixel data to generate third pixel data for operation in the above channel.
本發明之另一技術樣態係關於一種顯示裝置中傳送影像資料之方法,其包含:經由一第一匯流排傳送第一畫素資料至一源極驅動器;經由一第二匯流排傳送第二畫素資料至源極驅動器;於源極驅動器中重組第一畫素資料以及第二畫素資料;以及根據第一畫素資料與第二畫素資料之重組結果,產生第三畫素資料供源極驅動器中之複數個通道進行操作。Another aspect of the present invention relates to a method for transmitting image data in a display device, comprising: transmitting a first pixel data to a source driver via a first bus bar; transmitting a second via a second bus bar The pixel data is transferred to the source driver; the first pixel data and the second pixel data are reconstructed in the source driver; and the third pixel data is generated according to the recombination result of the first pixel data and the second pixel data A plurality of channels in the source driver operate.
根據本發明之技術內容,應用前述傳送影像資料之方法,可改善影像資料傳輸的效率和速度,藉以進一步改善顯示裝置的操作速度。According to the technical content of the present invention, the method for transmitting image data can improve the efficiency and speed of image data transmission, thereby further improving the operation speed of the display device.
第1圖係繪示依照本發明實施例之一種顯示裝置的概略方塊示意圖。顯示裝置包含第一時序控制器100、第二時序控制器110以及源極驅動器120。第一時序控制器100包含發射器102;在一實施例中,發射器102係為低擺幅差動信號(reduced swing differential signaling,RSDS)發射器。第二時序控制器110包含另一發射器112;在一實施例中,發射器112亦可為低擺幅差動信號(RSDS)發射器。兩發射器102和112分別連接於匯流排104和114,用以各自經由匯流排104和114傳送第一畫素資料和第二畫素資料至源極驅動器120中。1 is a schematic block diagram showing a display device in accordance with an embodiment of the present invention. The display device includes a first timing controller 100, a second timing controller 110, and a source driver 120. The first timing controller 100 includes a transmitter 102; in one embodiment, the transmitter 102 is a reduced swing differential signaling (RSDS) transmitter. The second timing controller 110 includes another transmitter 112; in one embodiment, the transmitter 112 can also be a low swing differential signal (RSDS) transmitter. Two transmitters 102 and 112 are coupled to busbars 104 and 114, respectively, for transmitting first pixel data and second pixel data to source driver 120 via busbars 104 and 114, respectively.
源極驅動器120包含接收器122以及複數個通道124,其中接收器122可以線緩衝器(line buffer)來據以實現。接收器122連接於匯流排104和114,並接收分別來自第一時序控制器100和第二時序控制器110的第一畫素資料和第二畫素資料,其中第一畫素資料包括A0、A1、A2、A3...等等,第二畫素資料包括B0、B1、B2、B3...等等,而一個資料(如:A0)則是對應至顯示裝置中的一個畫素。The source driver 120 includes a receiver 122 and a plurality of channels 124, wherein the receiver 122 can be implemented by a line buffer. The receiver 122 is connected to the bus bars 104 and 114 and receives first pixel data and second pixel data from the first timing controller 100 and the second timing controller 110, respectively, wherein the first pixel data includes A0. , A1, A2, A3, etc., the second pixel data includes B0, B1, B2, B3, etc., and one material (such as: A0) corresponds to one pixel in the display device. .
此外,接收器122根據一匯流排模式對第一畫素資料和第二畫素資料進行重組,以產生第三畫素資料供通道124進行操作。在一實施例中,接收器122係選擇性地選取該第一畫素資料和第二畫素資料中的資料,以輸出作為第三畫素資料供通道124進行操作。In addition, the receiver 122 recombines the first pixel data and the second pixel data according to a bus pattern to generate third pixel data for operation by the channel 124. In one embodiment, the receiver 122 selectively selects the data in the first pixel data and the second pixel data to output as the third pixel data for operation by the channel 124.
第2圖係依照本發明實施例繪示如第1圖中資料傳輸的時序圖。在此,A匯流排代表用以自第一時序控制器100傳送第一畫素資料(即A0、A1、A2、A3...)的匯流排104,B匯流排代表用以自第二時序控制器110傳送第二畫素資料(即B0、B1、B2、B3...)的匯流排114,而C匯流排則是代表供接收器122傳送第三畫素資料至通道124的匯流排(未繪示)。FIG. 2 is a timing diagram showing data transmission as shown in FIG. 1 according to an embodiment of the present invention. Here, the A bus bar represents a bus bar 104 for transmitting the first pixel data (ie, A0, A1, A2, A3, ...) from the first timing controller 100, and the B bus bar is represented by the second bus. The timing controller 110 transmits the bus bar 114 of the second pixel data (ie, B0, B1, B2, B3, ...), and the C bus bar represents the confluence for the receiver 122 to transmit the third pixel data to the channel 124. Row (not shown).
首先,當一致能輸入/輸出信號(enable input/output,EIO)啟動時,第一畫素資料A0、A1、A2、A3...以及第二畫素資料B0、B1、B2、B3...,分別自第一時序控制器100和第二時序控制器110傳送至源極驅動器120中的接收器122。接著,第一畫素資料A0、A1、A2、A3...和第二畫素資料B0、B1、B2、B3...藉由源極驅動器120中的接收器122進行重組,且第三畫素資料根據第一畫素資料A0、A1、A2、A3...和第二畫素資料B0、B1、B2、B3...的重組結果而產生。在本實施例中,資料傳輸係分別在三種匯流排模式下進行操作,亦即ABAB、AABB和AAAA模式。當匯流排模式為ABAB模式時,接收器122選擇性地選取第一畫素資料A0、A1、A2、A3...其中一者以及第二畫素資料B0、B1、B2、B3...其中一者,以輸出作為第三畫素資料。具體而言,第一畫素資料A0、A1、A2、A3...以及第二畫素資料B0、B1、B2、B3...係重組為第三畫素資料A0、B0、A1、B1、A2、B2、A3、B3、...供C匯流排進行傳送。在一實施例中,第一時序控制器100和第二時序控制器110均以第一時序頻率傳送畫素資料,而接收器122則是以第二時序頻率輸出第三畫素資料供通道124進行操作,其中第二時序頻率係為第一時序頻率之二倍。First, when the enable input/output (EIO) is activated, the first pixel data A0, A1, A2, A3, ... and the second pixel data B0, B1, B2, B3.. Received from the first timing controller 100 and the second timing controller 110 to the receiver 122 in the source driver 120, respectively. Next, the first pixel data A0, A1, A2, A3, ... and the second pixel data B0, B1, B2, B3 are recombined by the receiver 122 in the source driver 120, and the third The pixel data is generated based on the result of the recombination of the first pixel data A0, A1, A2, A3, ... and the second pixel data B0, B1, B2, B3. In this embodiment, the data transmission system operates in three busbar modes, namely, ABAB, AABB, and AAAA modes. When the bus mode is the ABAB mode, the receiver 122 selectively selects one of the first pixel data A0, A1, A2, A3, ... and the second pixel data B0, B1, B2, B3... One of them uses the output as the third pixel data. Specifically, the first pixel data A0, A1, A2, A3, ... and the second pixel data B0, B1, B2, B3 are reorganized into the third pixel data A0, B0, A1, B1. , A2, B2, A3, B3, ... are transmitted for the C bus. In an embodiment, the first timing controller 100 and the second timing controller 110 both transmit pixel data at a first timing frequency, and the receiver 122 outputs third pixel data at a second timing frequency. Channel 124 operates with a second timing frequency that is twice the first timing frequency.
另一方面,當匯流排模式為AABB模式時,接收器122選擇性地選取第一畫素資料A0、A1、A2、A3...其中二者以及第二畫素資料B0、B1、B2、B3...其中二者,以輸出作為第三畫素資料。具體而言,第一畫素資料A0、A1、A2、A3...以及第二畫素資料B0、B1、B2、B3...係重組為第三畫素資料A0、A1、B0、B1、A2、A3、B2、B3、...供C匯流排進行傳送。On the other hand, when the bus mode is the AABB mode, the receiver 122 selectively selects the first pixel data A0, A1, A2, A3, ... and the second pixel data B0, B1, B2. B3...both of which use the output as the third pixel data. Specifically, the first pixel data A0, A1, A2, A3, ... and the second pixel data B0, B1, B2, B3 are reorganized into the third pixel data A0, A1, B0, B1. , A2, A3, B2, B3, ... are transmitted for the C bus.
又一方面,當匯流排模式為AAAA模式時,第二時序控制器110失效(disabled),而僅有第一時序控制器100傳送第一畫素資料A0、A1、A2、A3...至接收器122中。此時,C匯流排僅傳送畫素資料A0、A1、A2、A3...等等。In another aspect, when the bus mode is the AAAA mode, the second timing controller 110 is disabled, and only the first timing controller 100 transmits the first pixel data A0, A1, A2, A3... To the receiver 122. At this time, the C bus bar transmits only the pixel data A0, A1, A2, A3, and the like.
由上述本發明之實施例可知,應用前述傳送影像資料之方法,可改善影像資料傳輸的效率和速度,藉以進一步改善顯示裝置的操作速度。It can be seen from the above embodiments of the present invention that the method for transmitting image data can improve the efficiency and speed of image data transmission, thereby further improving the operation speed of the display device.
雖然本發明已以實施方式揭露如上,然其並非用以限定本發明,任何熟習此技藝者,在不脫離本發明之精神和範圍內,當可作各種之更動與潤飾,因此本發明之保護範圍當視後附之申請專利範圍所界定者為準。Although the present invention has been disclosed in the above embodiments, it is not intended to limit the present invention, and the present invention can be modified and modified without departing from the spirit and scope of the present invention. The scope is subject to the definition of the scope of the patent application attached.
100...第一時序控制器100. . . First timing controller
102、112...發射器102, 112. . . launcher
104、114...匯流排104, 114. . . Busbar
110...第二時序控制器110. . . Second timing controller
120...源極驅動器120. . . Source driver
122...接收器122. . . receiver
124...通道124. . . aisle
第1圖係繪示依照本發明實施例之一種顯示裝置的概略方塊示意圖。1 is a schematic block diagram showing a display device in accordance with an embodiment of the present invention.
第2圖係依照本發明實施例繪示如第1圖中資料傳輸的時序圖。FIG. 2 is a timing diagram showing data transmission as shown in FIG. 1 according to an embodiment of the present invention.
100...第一時序控制器100. . . First timing controller
102、112...發射器102, 112. . . launcher
104、114...匯流排104, 114. . . Busbar
110...第二時序控制器110. . . Second timing controller
120...源極驅動器120. . . Source driver
122...接收器122. . . receiver
124...通道124. . . aisle
Claims (13)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW98114443A TWI428908B (en) | 2009-04-30 | 2009-04-30 | Display and method for transmitting image data therein |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW98114443A TWI428908B (en) | 2009-04-30 | 2009-04-30 | Display and method for transmitting image data therein |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201039335A TW201039335A (en) | 2010-11-01 |
TWI428908B true TWI428908B (en) | 2014-03-01 |
Family
ID=44995452
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW98114443A TWI428908B (en) | 2009-04-30 | 2009-04-30 | Display and method for transmitting image data therein |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI428908B (en) |
-
2009
- 2009-04-30 TW TW98114443A patent/TWI428908B/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
TW201039335A (en) | 2010-11-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES2426409T3 (en) | Video signal reception device and video signal transmission system | |
TWI485678B (en) | Panel display apparatus | |
AU2003287964A1 (en) | Methods, interface unit and nodes for using in parallel a communication network for real-time applications and non real-time applications | |
TW200836501A (en) | Use of differential pair as single-ended data paths to transport low speed data | |
US9036081B2 (en) | Video signal transmission device, video signal reception device, and video signal transmission system | |
CN107276753A (en) | The quantum key distribution system and method for a kind of channel multiplexing | |
CN111063287B (en) | Display control system | |
DE602007006322D1 (en) | DISCONNECTED CONNECTIONS | |
CN105491318A (en) | Device and method for single-path to multiple-path conversion of DP video signals | |
MX2008013103A (en) | Method and apparatus for generating transport frame, and method and apparatus for processing transport frame. | |
CN105472287A (en) | Device and method for single-path to multiple-path conversion of single path of HDMI video signals | |
CN111063285B (en) | Display control system and display unit board | |
TWI428908B (en) | Display and method for transmitting image data therein | |
CN106448545B (en) | LED display screen control system and receiving card and monitoring board thereof | |
WO2010077037A3 (en) | Interface system for a cog application | |
US8780093B2 (en) | Method for transmitting image data through RSDS transmission interfaces | |
JP2009009289A5 (en) | ||
TWI500011B (en) | Display and method for transmitting image data therein | |
JP2016035488A (en) | Timing controller and display device using the same | |
JP2011197352A (en) | Driving control circuit, driving circuit and driving method | |
JP2011071579A (en) | PCI Express (R) COMMUNICATION SYSTEM | |
JP4846836B2 (en) | Bus signal encoding and decoding method and apparatus | |
JP2016213742A (en) | Signal multiplexer and transmission device | |
JP5040342B2 (en) | INTERNET CONNECTION SYSTEM, RELAY DEVICE, AND INTERNET CONNECTION METHOD USED FOR THEM | |
CN109861974A (en) | A kind of Data Encryption Transmission device and method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |