TWI423680B - Design space exploration method of reconfigurable motion compensation architecture - Google Patents

Design space exploration method of reconfigurable motion compensation architecture Download PDF

Info

Publication number
TWI423680B
TWI423680B TW98138534A TW98138534A TWI423680B TW I423680 B TWI423680 B TW I423680B TW 98138534 A TW98138534 A TW 98138534A TW 98138534 A TW98138534 A TW 98138534A TW I423680 B TWI423680 B TW I423680B
Authority
TW
Taiwan
Prior art keywords
data
motion compensation
architecture
reconfigurable mobile
reconfigurable
Prior art date
Application number
TW98138534A
Other languages
Chinese (zh)
Other versions
TW201117619A (en
Inventor
Gwo Giun Lee
Wei Chiao Yang
He Yuan Lin
min shan Wu
Original Assignee
Nat Cheng Kong University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nat Cheng Kong University filed Critical Nat Cheng Kong University
Priority to TW98138534A priority Critical patent/TWI423680B/en
Publication of TW201117619A publication Critical patent/TW201117619A/en
Application granted granted Critical
Publication of TWI423680B publication Critical patent/TWI423680B/en

Links

Landscapes

  • Compression Or Coding Systems Of Tv Signals (AREA)

Description

可重組式移動補償架構之設計空間探索方法 Design space exploration method for reconfigurable mobile compensation architecture

本發明是有關於一種可重組式移動補償架構之設計空間探索方法,且特別是關於一種採用架構/演算法協同設計之概念,發展可重組式移動補償架構之方法。 The present invention relates to a design space exploration method for a reconfigurable mobile compensation architecture, and more particularly to a method for developing a reconfigurable mobile compensation architecture using the concept of architecture/algorithm collaborative design.

隨著多媒體技術的發展,多種視訊壓縮標準如ISO/IEC所訂立之視訊壓縮標準MPEG-1、MPEG-2及MPEG-4、ITU-T所訂立之視訊壓縮標準H.263及H.264已成功地發展,提升了人類於日常生活中的視訊享受。 With the development of multimedia technology, various video compression standards such as ISO/IEC video compression standards MPEG-1, MPEG-2 and MPEG-4, ITU-T video compression standards H.263 and H.264 have been Successful development has enhanced the enjoyment of video in human life.

近幾年來,因應不同視訊壓縮標準之應用,發展能支援多規格視訊之解碼器成為必然的趨勢。在上述視訊壓縮標準之中,移動補償處理(motion compensation)為最重要且核心的部份。對視訊解碼器而言,移動補償處理為依據移動估算處理(motion estimation)所獲得之移動向量(motion vector),從參考畫面之中找到與目前畫面最匹配相似的對應區塊,並且經由插補運算而得到移動補償預測值。 In recent years, in response to the application of different video compression standards, it has become an inevitable trend to develop decoders capable of supporting multi-standard video. Among the above video compression standards, motion compensation is the most important and core part. For the video decoder, the motion compensation process is a motion vector obtained according to motion estimation, and a corresponding block similar to the current picture is found from the reference picture, and is interpolated. The operation obtains the motion compensation predicted value.

由於這些視訊壓縮標準所對應之移動補償處理之間有異同性,倘若各自將不同視訊壓縮標準之移動補償處理共同實現於解碼器中,必然會耗費重複之硬體資源來實現這些移動補償處理之間的共同性。因此,須有一套設計方法能針對所需之應用規格發展有效率的移動補償硬體架構,以支援不同視訊壓縮標準之移動補償處理。 Because of the similarities and differences between the motion compensation processes corresponding to these video compression standards, if the motion compensation processes of different video compression standards are implemented in the decoder together, it will inevitably consume repeated hardware resources to implement these motion compensation processes. Commonality between the two. Therefore, a design methodology is required to develop an efficient mobile compensation hardware architecture for the required application specifications to support motion compensation processing for different video compression standards.

本發明提供一種可重組式移動補償架構之設計空間探索方 法,其採用架構/演算法協同設計之概念,針對所需之預定應用規格,發展有效率之可重組式移動補償架構。 The invention provides a design space exploration side of a reconfigurable mobile compensation architecture The method uses the concept of architecture/algorithm collaborative design to develop an efficient reconfigurable mobile compensation architecture for the required application specifications.

本發明提出一種可重組式移動補償架構之設計空間探索方法。首先,設定預定應用規格。接著,萃取多種視訊壓縮標準所分別對應之移動補償演算法之間的共同性,並據以分析各移動補償演算法之運算量,以決定處理單元所包含之運算元件。基於預定應用規格,分析於尖峰運算量及資料組態最差情況下可重組式移動補償架構以不同資料粒度及不同數量之處理單元進行各移動補償演算法時之資料流程,並據以獲得各移動補償演算法所對應之硬體參數。基於預定設計目標及硬體參數,選擇可重組式移動補償架構之預定資料粒度及預定數量之處理單元。 The invention provides a design space exploration method for a reconfigurable mobile compensation architecture. First, set the predetermined application specifications. Then, the commonality between the motion compensation algorithms corresponding to the various video compression standards is extracted, and the calculation amount of each motion compensation algorithm is analyzed to determine the arithmetic components included in the processing unit. Based on the predetermined application specifications, the data flow of each mobile compensation algorithm can be analyzed in the case of the worst-case reconfigurable mobile compensation architecture with different data granularity and different number of processing units. The hardware parameters corresponding to the motion compensation algorithm. Based on predetermined design goals and hardware parameters, a predetermined data granularity and a predetermined number of processing units of the reconfigurable mobile compensation architecture are selected.

上述之可重組式移動補償架構之設計空間探索方法,本發明之一實施例更包括依據各移動補償演算法所支援之多種區塊分割類型,分析在不同資料粒度下處理各區塊分割類型時,各區塊分割類型所對應之參考區塊內可重複使用之資料,並據以獲得各移動補償演算法所對應之硬體參數。當可重組式移動補償架構以預定資料粒度進行處理時,保留參考區塊內可重複使用之資料於可重組式移動補償架構之內部記憶體。 The design space exploration method of the reconfigurable mobile compensation architecture, the embodiment of the present invention further includes analyzing the partition type of each block under different data granularities according to various block segmentation types supported by each mobile compensation algorithm. The reusable data in the reference block corresponding to each block segmentation type is obtained according to the hardware parameters corresponding to each mobile compensation algorithm. When the reconfigurable mobile compensation architecture is processed at a predetermined data granularity, the reusable data in the reference block is retained in the internal memory of the reconfigurable mobile compensation architecture.

上述之可重組式移動補償架構之設計空間探索方法,本發明之一實施例更包括依據各移動補償演算法所支援之多種像素插補類型,分析各像素插補類型所需之參考區塊,並據以獲得各移動補償演算法所對應之硬體參數。當可重組式移動補償架構以預定資料粒度進行處理時,擷取各像素插補類型對應之參考區塊於可重組式移動補償架構之內部記憶體。 The design space exploration method of the reconfigurable mobile compensation architecture, the embodiment of the present invention further includes analyzing the reference blocks required for each pixel interpolation type according to various pixel interpolation types supported by the motion compensation algorithms. And according to the hardware parameters corresponding to each mobile compensation algorithm. When the reconfigurable motion compensation architecture processes at a predetermined data granularity, the reference block corresponding to each pixel interpolation type is retrieved from the internal memory of the reconfigurable mobile compensation architecture.

基於上述,本發明基於所萃取之共同性,分析各移動補償演算法之運算量,且進而獲得可重組式移動補償架構之處理單元。藉 此處理單元可節省硬體資源處理這些移動補償演算法之間具共同性之運算。另外,本發明以不同資料粒度及不同處理單元數量分析可重組式移動補償架構執行各移動補償演算法之資料流程,並獲得各移動補償演算法所對應之硬體參數。基於預定設計目標權衡這些硬體參數,以發展符合預定應用規格且具較佳效率的可重組式移動補償架構。 Based on the above, the present invention analyzes the computational complexity of each motion compensation algorithm based on the commonality of the extraction, and further obtains a processing unit of the reconfigurable motion compensation architecture. borrow This processing unit saves hardware resources from processing common operations between these motion compensation algorithms. In addition, the present invention analyzes the data flow of each mobile compensation algorithm by using a reconfigurable mobile compensation architecture with different data granularities and different processing unit numbers, and obtains hardware parameters corresponding to each mobile compensation algorithm. These hardware parameters are weighed against predetermined design goals to develop a reconfigurable mobile compensation architecture that meets the predetermined application specifications and is more efficient.

由於各種視訊壓縮標準隨不同應用需求而定義了不同的設定檔(profile)及層級(level),因此本實施例先設定一預定應用規格,並在此預定應用規格下經由設計空間探索方法來發展具較佳效率之可重組式移動補償架構。 Since various video compression standards define different profiles and levels according to different application requirements, this embodiment first sets a predetermined application specification, and develops through the design space exploration method under the predetermined application specifications. Reconfigurable mobile compensation architecture with better efficiency.

表1為本發明之一實施例之可重組式移動補償架構所支援之預定應用規格的表格。請參照表1,本實施例發展之可重組式移動補償架構欲支援視訊壓縮標準MPEG-2中的主設定檔(main profile)同高層級(high level)、視訊壓縮標準MPEG-4中的進階壓縮效率設定檔(advanced coding efficiency profile)同L4層級以及視訊壓縮標準H.264中的主設定檔同L4層級,支援P畫面及B畫面之處理,且可即時處理每秒30張色彩格式YCrCb比為4:2:0之高解析度(1920×1088)畫面。 Table 1 is a table of predetermined application specifications supported by a reconfigurable mobile compensation architecture in accordance with an embodiment of the present invention. Referring to Table 1, the reconfigurable mobile compensation architecture developed in this embodiment is intended to support the main profile of the video compression standard MPEG-2 with the high level and the video compression standard MPEG-4. The advanced coding efficiency profile is the same as the L4 level and the main profile in the video compression standard H.264. It supports P-picture and B-picture processing, and can process 30 color format YCrCb per second. The ratio is a high resolution (1920×1088) picture of 4:2:0.

為了支援上述之視訊壓縮標準,本實施例分析這些視訊壓縮標準所分別對應之移動補償演算法之間的異同處,從中萃取出這些移動補償演算法之間至少一共同性,使可重組式移動補償架構利能更有效率地運作以及節省硬體資源。 In order to support the video compression standard described above, the present embodiment analyzes the similarities and differences between the motion compensation algorithms corresponding to the video compression standards, and extracts at least one commonality between the motion compensation algorithms to enable reconfigurable movement. The compensation architecture can operate more efficiently and save hardware resources.

舉例來說,視訊壓縮標準H.264所對應之移動補償演算法支援1/4像素精度的亮度(luminance)插補及1/8像素精度的色度(chrominance)插補,且視訊壓縮標準MPEG-4所對應之移動補償演算法在亮度預測及色度預測上分別支援1/4像素精度及1/2像素精度的插補。對1/4像素精度而言,雖然H.264及MPEG-4之移動補償演算法分別採用6階及8階之有限脈衝響應(finite impulse response,FIR)濾波器來進行插補,但是H.264移動補償演算法採用之階係數序列[1,5,20,20,-5,1]與MPEG-4移動補償演算法採用之階係數序列[-8,24,-48,160,-48,24,-8]之間存在一公因係數序列。此公因係數序列經過簡單的加法運算及位移運算即可獲得上述之階係數序列其中一之。 For example, the motion compensation algorithm corresponding to the video compression standard H.264 supports 1/4 pixel precision luminance interpolation and 1/8 pixel precision chrominance interpolation, and video compression standard MPEG. The motion compensation algorithm corresponding to -4 supports interpolation of 1/4 pixel precision and 1/2 pixel precision in luminance prediction and chrominance prediction, respectively. For 1/4 pixel accuracy, although the H.264 and MPEG-4 motion compensation algorithms use 6th and 8th order finite impulse response (FIR) filters for interpolation, respectively, H. 264 motion compensation algorithm uses a sequence of order coefficients [1, 5, 20, 20, -5, 1] and a sequence of order coefficients used by the MPEG-4 motion compensation algorithm [-8, 24, -48, 160, -48, 24 There is a sequence of common factors between , -8]. The sequence of the common factor coefficients is obtained by a simple addition operation and a displacement operation to obtain one of the above-mentioned sequence of order coefficients.

MPEG-4移動補償演算法採用之階係數序列[-8,24,-48,160,-48,24,-8]除以除數8可獲得階係數序列[-1,3,-6,20,20,-6,3,-1],此階係數序列與H.264移動補償演算法採用之階係數序列[1,5,20,20,-5,1]可由公因數序列[1,2,4,16]經過如下表2所示之加法運算及位移運算後可獲得之。階係數3為係數1向左位移1位元(即獲得係數2)並加上係數1,階係數-5及-6分別為係數1向左位移2位元(即獲得係數4)並加上係數2或者係數1,且階係數20為係數1向左位移4位元並加上係數4。此外,視訊壓縮標準 MPEG-2及MPEG-4在亮度預測及色度預測上支援1/2像素精度的插補,於此可採用簡單的雙線性濾波器來產生移動補償之預測值。 The MPEG-4 motion compensation algorithm uses a sequence of order coefficients [-8, 24, -48, 160, -48, 24, -8] divided by a divisor of 8 to obtain a sequence of order coefficients [-1, 3, -6, 20, 20, -6, 3, -1], this order coefficient sequence and the sequence coefficient sequence [1, 5, 20, 20, -5, 1] adopted by the H.264 motion compensation algorithm can be composed of the common factor sequence [1, 2] , 4, 16] can be obtained by the addition and displacement operations shown in Table 2 below. The order factor 3 is the coefficient 1 shifted to the left by 1 bit (that is, the coefficient 2 is obtained) and the coefficient 1 is added. The order coefficients -5 and -6 are the coefficient 1 shifted to the left by 2 bits (that is, the coefficient 4 is obtained) and added. The coefficient 2 or the coefficient 1, and the order coefficient 20 is the coefficient 1 shifted to the left by 4 bits and the coefficient 4 is added. In addition, video compression standards MPEG-2 and MPEG-4 support interpolation of 1/2 pixel precision in luminance prediction and chrominance prediction. Here, a simple bilinear filter can be used to generate the predicted value of motion compensation.

接著,本實施例基於上述之共同性,分析各視訊壓縮標準所對應之移動補償演算法之運算量,並據以決定可重組式移動補償架構中處理單元(processing unit,PU)所包含之運算元件。圖1繪示為視訊壓縮標準H.264支援之非整數點像素插補的示意圖。請參照圖1,在H.264移動補償演算法中,1/2像素位置為利用其左右相鄰之6個整數點像素進行插補,例如1/2像素位置b=round((E-5F+20G+20H-5I+J)/32),其中round()表示四捨五入。基於上述所萃取之共同性,在H.264移動補償演算法中,1/2像素位置b=[(G+J)(16+4)+(F+J)((-4)+(-1))+(E+J)+16]>>5,從而可知1/2像素位置b需8個加法運算及1個位移運算,於此僅簡述基於公因係數序列,可分析獲得H.264移動補償演算法中各像素位置所需之運算量,未加入由公因係數序列求得階係數之加法運算及位移運算。基於上述之公因係數序列,也可類推MPEG-4及MPEG-2移動補償演算法中各像素位置所需之運算。 Then, based on the commonality described above, the embodiment analyzes the operation amount of the motion compensation algorithm corresponding to each video compression standard, and determines the operation included in the processing unit (PU) in the reconfigurable motion compensation architecture. element. FIG. 1 is a schematic diagram of non-integer pixel interpolation supported by the video compression standard H.264. Referring to FIG. 1, in the H.264 motion compensation algorithm, the 1/2 pixel position is interpolated by using 6 integer point pixels adjacent to the left and right, for example, 1/2 pixel position b=round ((E-5F) +20G+20H-5I+J)/32), where round() indicates rounding. Based on the commonality of the above extractions, in the H.264 motion compensation algorithm, the 1/2 pixel position b = [(G + J) (16 + 4) + (F + J) ((-4) + (- 1))+(E+J)+16]>>5, so that 1/2 pixel position b requires 8 addition operations and 1 displacement operation. Here, only the sequence of common factor coefficients can be analyzed, and H can be analyzed. The calculation amount required for each pixel position in the .264 motion compensation algorithm is not added to the addition and displacement operations obtained by the sequence of the common factor coefficients. Based on the above-described series of common factor coefficients, the operations required for each pixel position in the MPEG-4 and MPEG-2 motion compensation algorithms can also be analogized.

請參照圖1,在H.264移動補償演算法所支援的多種區塊分割類型中,例如:4×4、8×4、8×8及16×8等區塊分割類型,H.264 移動補償演算法對4×4區塊分割類型進行像素位置i,f,k或q處理時,此情況因4×4區塊分割類型下經運算所獲得之插補值可重複利用性低,且插補像素位置i,f,k或q運算量大而為最壞情況。同樣地,MPEG-4移動補償演算法對8×8區塊分割類型進行像素位置a,b,c或d處理時為最壞情況,且MPEG-2移動補償演算法對16×16區塊分割類型進行像素位置a處理時為最壞情況。 Referring to FIG. 1, among the various block partition types supported by the H.264 motion compensation algorithm, for example, block partition types such as 4×4, 8×4, 8×8, and 16×8, H.264 When the motion compensation algorithm performs pixel position i, f, k or q processing on the 4×4 block partition type, the interpolation value obtained by the operation under the 4×4 block partition type is low in reusability. And the interpolation pixel position i, f, k or q is computationally large and is the worst case. Similarly, the MPEG-4 motion compensation algorithm is the worst case for the pixel position a, b, c or d processing of the 8×8 block partition type, and the MPEG-2 motion compensation algorithm is for 16×16 block partitioning. The worst case is when the type is processed in pixel position a.

因此,基於上述之共同性,本實施例可估算不同視訊壓縮標準之中,各移動補償演算法於最壞情況下處理P畫面中亮度及色度插補分別所需之運算量,以及處理B畫面中亮度及色度插補分別所需之運算。以加法運算來說,由於MPEG-4移動補償演算法相較於另兩種移動補償演算法,其於最壞情況下插補獲得第一個像素位置時需耗費較多加法運算,因此假設處理單元包含足夠多的加法運算於一時脈週期完成MPEG-4移動補償演算法於最壞情況下之處理。藉此,本實施例可決定處理單元所包含之運算元件。 Therefore, based on the commonality described above, the present embodiment can estimate the amount of computation required for each of the different motion compression algorithms to process the luminance and chrominance interpolation in the P picture in the worst case, and the processing B. The brightness and chrominance interpolation in the picture are the operations required respectively. In terms of addition, since the MPEG-4 motion compensation algorithm is more complicated than the other two motion compensation algorithms, it takes a lot of addition operations to obtain the first pixel position in the worst case interpolation. Therefore, the processing unit is assumed. Contains enough additions to complete the MPEG-4 motion compensation algorithm for the worst case processing in one clock cycle. Thereby, the embodiment can determine the arithmetic components included in the processing unit.

為發展可重組式移動補償架構,本實施例參考自上而下設計方法論所分之多種抽象層,例如:應用規格、演算法層及架構層等,從最上層去探討各移動補償演算法之資料流程,並且逐一地對各種設計條件去進行探索,以權衡獲得符合預定設計目標之硬體。 In order to develop a reconfigurable mobile compensation architecture, this embodiment refers to various abstraction layers divided by the top-down design methodology, such as application specifications, algorithm layers, and architecture layers, and discusses the mobile compensation algorithms from the uppermost layer. The data flow, and the various design conditions are explored one by one to weigh the hardware that meets the intended design goals.

對可重組式移動補償架構而言,最上層的資料流程為在單位時脈週期內進行所需資料之擷取以及資料之運算。於此,本實施例基於預定應用規格,分析可重組式移動補償架構於尖峰運算量及資料組態最差情況下,以不同資料粒度(data granularity)及不同數量之處理單元進行各移動補償演算法時所對應之資料流程,並據以獲得各移動補償演算法所對應之多個硬體參數,例如:峰值頻寬、匯流排位元數、所需之記憶體容量以及工作頻率等。 For the reconfigurable mobile compensation architecture, the top-level data flow is to perform the acquisition of the required data and the operation of the data in the unit clock cycle. Herein, the present embodiment analyzes the reconfigurable mobile compensation architecture based on the predetermined application specifications, and performs the mobile compensation calculation with different data granularity and different number of processing units in the case of peak computing and data configuration worst case. The data flow corresponding to the legal time, and according to the multiple hardware parameters corresponding to each mobile compensation algorithm, such as: peak bandwidth, number of bus rows, required memory capacity and operating frequency.

舉例來說,由於H.264移動補償演算法最小支援到4×4區塊分 割類型,故可基於各區塊分割類型為以4×4之資料粒度進行處理的條件下,分析以不同數量之處理單元運算各移動補償演算法所對應之資料流程。表3~表5分別為本實施例在視訊壓縮標準MPEG-2、MPEG-4及H.264中,可重組式移動補償架構以不同數量之處理單元運算所估算之工作頻率的表格,其中I、B及P分別表示I畫面、B畫面以及P畫面。 For example, the H.264 motion compensation algorithm supports a minimum of 4×4 block points. Since the type is cut, the data flow corresponding to each mobile compensation algorithm is calculated by using different numbers of processing units under the condition that each partition type is processed by 4×4 data granularity. Tables 3 to 5 are tables of the operating frequency estimated by the reconfigurable mobile compensation architecture in different numbers of processing units in the video compression standards MPEG-2, MPEG-4, and H.264, respectively. , B and P represent I picture, B picture, and P picture, respectively.

如表3~5所示,當採用1或2個處理單元時,可重組式移動補償架構支援視訊壓縮標準MPEG-4及H.264時需較高的工作頻率,因此可能會耗費過多硬體資源來實現此工作頻率。當採用3個處理單元時,可重組式移動補償架構支援上述視訊壓縮標準時其資料流程的規則性低且複雜度高。雖然採用5個處理單元可降低可重組式移動補償架構的工作頻率,但是也會面臨與採用3個處理單元相同的問題。因此,在本實施例中,基於預定設計目標以及各移動補償演算法所對應之硬體參數,可選擇出可重組式移動補償架構所採用之預定資料粒度(例如:4×4),以及預定數量(例如:4個)之處理單元,其中預定設計目標例如為權衡各移動補償演算法所對應之硬體參數,使得在預定資料粒度及預定數量之處理單元下可獲得最適當的工作頻率、頻寬以及所需之記憶體容量。 As shown in Tables 3~5, when 1 or 2 processing units are used, the reconfigurable mobile compensation architecture supports the video compression standard MPEG-4 and H.264, which requires a higher operating frequency, so it may consume too much hardware. Resources to achieve this working frequency. When three processing units are used, the reconfigurable mobile compensation architecture supports the above video compression standard, and the data flow is low in regularity and high in complexity. Although the use of five processing units reduces the operating frequency of the reconfigurable mobile compensation architecture, it also faces the same problems as using three processing units. Therefore, in the embodiment, based on the predetermined design target and the hardware parameters corresponding to the respective motion compensation algorithms, the predetermined data granularity (for example, 4×4) adopted by the reconfigurable mobile compensation architecture may be selected, and the predetermined a processing unit of a quantity (for example, four), wherein the predetermined design target is, for example, a hardware parameter corresponding to each mobile compensation algorithm, so that the most appropriate operating frequency can be obtained under a predetermined data granularity and a predetermined number of processing units, Bandwidth and the amount of memory required.

值得注意的是,上述實施例之表3~表5為基於所萃取之共同性及預訂應用規格,以不同設計條件探索可重組式移動補償架構支援不同移動補償演算法之資料流程,從而獲得各移動補償演算法對應之硬體參數。然而,可萃取之共同性隨著支援不同視訊壓縮 標準而有所不同,且符合設計目標所採用之資料粒度及處理單元數量也會隨著不同應用規格之設定而不同,上述實施例為提供可重組式移動補償架構之設計空間探索方法,以有效率地發展符合預定應用規格之硬體。 It should be noted that Tables 3 to 5 of the above embodiment are based on the commonality of the extraction and the application specifications of the reservation, and explore the data flow of the reconfigurable mobile compensation architecture to support different motion compensation algorithms under different design conditions, thereby obtaining each The hardware parameters corresponding to the motion compensation algorithm. However, the commonality of extractables supports different video compressions. The standards vary, and the data granularity and number of processing units used to meet the design goals will also vary with different application specifications. The above embodiments provide a design space exploration method for reconfigurable mobile compensation architecture. Efficiently develop hardware that meets the specifications of the intended application.

如上所述,在此可歸納為下列的方法流程。圖2繪示為本發明之一實施例之可重組式移動補償架構之設計空間探索方法的流程圖。請參照圖2,首先,設定一預定應用規格(步驟S201)。經由從多種視訊壓縮標準之移動補償演算法中萃取共同性(步驟S202),並據以分析各移動補償演算法之運算量,以決定處理單元所包含之運算元件(步驟S203)。基於預定應用規格,於尖峰運算量及資料組態最差情況下,分析可重組式移動補償架構以不同資料粒度及不同數量之處理單元進行各移動補償演算法時之資料流程,並據以獲得各移動補償演算法所對應之硬體參數(步驟S204)。基於預定設計目標及硬體參數,選擇可重組式移動補償架構之預定資料粒度及預定數量之處理單元(步驟S205)。 As described above, it can be summarized here as the following method flow. 2 is a flow chart of a method for exploring a design space of a reconfigurable mobile compensation architecture according to an embodiment of the present invention. Referring to FIG. 2, first, a predetermined application specification is set (step S201). The commonality is extracted by a motion compensation algorithm from a plurality of video compression standards (step S202), and the calculation amount of each motion compensation algorithm is analyzed to determine an arithmetic element included in the processing unit (step S203). Based on the predetermined application specifications, the data flow of the reconfigurable mobile compensation architecture for each mobile compensation algorithm with different data granularities and different numbers of processing units is analyzed and obtained under the worst case of peak computing and data configuration. The hardware parameters corresponding to the respective motion compensation algorithms (step S204). The predetermined data granularity and the predetermined number of processing units of the reconfigurable mobile compensation architecture are selected based on the predetermined design target and the hardware parameters (step S205).

更進一步地,在可重組式移動補償架構之設計空間探索方法中,可以採用其他設計策略來提升可重組式移動補償架構之工作效率。本發明另一實施例依據各移動補償演算法所支援之區塊分割類型,分析在不同資料粒度下處理各該區塊分割類型時,各區塊分割類型所對應之參考區塊內可重複使用之資料。圖3繪示為本發明之一實施例之H.264移動補償演算法基於16×16區塊分割類型所需之參考區塊示意圖。請參照圖3,當H.264移動補償演算法以16×16區塊分割類型310進行處理時,需要21×21參考區塊320大小之資料來運算出16×16區塊分割類型310內像素插補。 Furthermore, in the design space exploration method of the reconfigurable mobile compensation architecture, other design strategies can be adopted to improve the work efficiency of the reconfigurable mobile compensation architecture. According to another embodiment of the present invention, according to the block segmentation type supported by each mobile compensation algorithm, when the segmentation type of each block is processed under different data granularities, the reference block corresponding to each block segmentation type can be reused. Information. FIG. 3 is a schematic diagram of a reference block required for a H.264 motion compensation algorithm based on a 16×16 block partition type according to an embodiment of the present invention. Referring to FIG. 3, when the H.264 motion compensation algorithm is processed by the 16×16 block partition type 310, the size of the 21×21 reference block 320 is required to calculate the pixels in the 16×16 block partition type 310. Interpolation.

若可重組式移動補償架構以4×4資料粒度逐一地完成16×16區塊分割類型310所包含之16個4×4區塊之像素插補,則21×21參 考區塊320具有如陰影區域330所示可重複使用之資料。在不同資料粒度下,各區塊分割類型所對應之參考區塊內可重複使用之資料會有所不同。本實施例所採用之設計策略為將可重複使用之資料保留於內部記憶體之中供下一區塊進行處理,以降低對外部記憶體存取資料之頻寬負載。本實施例經此分析可獲得各移動補償演算法所對應之硬體參數(例如:內部記憶體容量及頻寬等),並且基於預訂設計目標及這些硬體參數,選擇出可重組式移動補償架構最適合之預定資料粒度。 If the reconfigurable motion compensation architecture completes pixel interpolation of 16 4×4 blocks included in the 16×16 block partition type 310 one by one with 4×4 data granularity, then 21×21 parameters Test block 320 has reusable material as indicated by shaded area 330. Under different data granularities, the reusable data in the reference block corresponding to each block segmentation type will be different. The design strategy adopted in this embodiment is to keep the reusable data in the internal memory for processing in the next block to reduce the bandwidth load on the external memory access data. In this embodiment, the hardware parameters corresponding to the motion compensation algorithms (for example, internal memory capacity and bandwidth) can be obtained, and the reconfigurable motion compensation is selected based on the predetermined design target and the hardware parameters. The architecture is best suited to the granularity of the intended data.

另外,本發明之另一實施例更分析各移動補償演算法所支援之像素插補類型所需之參考區塊。舉例來說,在視訊壓縮標準MPEG-2中,整數點像素之亮度及色度插補運算需要M×N參考區塊大小之資料且水平1/2像素之亮度及色度插補運算需要(M+1)×N參考區塊大小之資料,其中M×N為區塊分割類型大小。同理,視訊壓縮標準MPEG-4及H.264對不同像素插補類型需擷取不同大小之參考區塊來進行運算。本實施例所採用之設計策略為可重組式移動補償架構進行處理時,會依據像素插補類型而擷取對應之參考區塊於內部記憶體之中,以降低對外部記憶體存取資料之頻寬負載。本實施例經此分析可獲得各移動補償演算法所對應之硬體參數(例如:頻寬等),並且基於預訂設計目標及這些硬體參數,選擇出可重組式移動補償架構最適合之預定資料粒度。 In addition, another embodiment of the present invention further analyzes the reference block required for the pixel interpolation type supported by each motion compensation algorithm. For example, in the video compression standard MPEG-2, the luminance and chrominance interpolation operations of integer dot pixels require M×N reference block size data and horizontal 1/2 pixel luminance and chrominance interpolation operations are required ( M+1)×N reference block size data, where M×N is the block partition type size. Similarly, the video compression standards MPEG-4 and H.264 need to capture reference blocks of different sizes for different pixel interpolation types. When the design strategy adopted in this embodiment is processed by the reconfigurable mobile compensation architecture, the corresponding reference block is extracted in the internal memory according to the pixel interpolation type to reduce the access to the external memory. Bandwidth load. Through this analysis, the hardware parameters (for example, bandwidth, etc.) corresponding to each mobile compensation algorithm can be obtained, and based on the predetermined design target and the hardware parameters, the most suitable reservation for the reconfigurable mobile compensation architecture is selected. Data granularity.

經由上述之設計空間探索方法以及設計策略,便可發展符合此預定應用規格下最適當之可重組式移動補償架構。圖4繪示為本發明之一實施例之可重組式移動補償架構的示意圖。請參照圖4,基於資料可重複利用的設計策略及/或依據據像素插補類型擷取所須參考區塊的設計策略,本實施例於可重組式移動補償架構400之中提供資料通訊模組410,藉以從外部記憶體擷取各區塊分割類 型所對應之參考區塊於內部記憶體420中,甚至可因應像素插補類型之不同而擷取所需之參考區塊於內部記憶體420中。 Through the above-described design space exploration method and design strategy, it is possible to develop the most suitable reconfigurable mobile compensation architecture in accordance with this predetermined application specification. 4 is a schematic diagram of a reconfigurable mobile compensation architecture according to an embodiment of the present invention. Referring to FIG. 4, based on the data reusable design strategy and/or the design strategy of the required reference block according to the pixel interpolation type, the present embodiment provides a data communication module in the reconfigurable mobile compensation architecture 400. Group 410, by which each block segmentation class is extracted from external memory The reference block corresponding to the type is in the internal memory 420, and the desired reference block can be retrieved in the internal memory 420 even depending on the type of pixel interpolation.

接著,當可重組式移動補償架構400進行像素插補運算時,資料通訊模組410會依據預定資料粒度而從內部記憶體420中取得所需之資料,並且將可重複使用之資料儲存回內部記憶體420中以供下一區塊運算。由於像素插補運算可能參考水平方向上的像素或垂直方向的像素,因此本實施例於可重組式移動補償架構400之中提供資料供給模組430,以排列資料通訊模組410所存取之資料。經上述之設計空間探索方法,可決定可重組式移動補償架構400支援多種視訊壓縮標準之處理單元數量,於此本實施例提供包含預定數量之處理單元所組成之插補模組440來執行各移動補償演算法之運算。為了控制這些模組之間的協作,本實施例需提供參數控制模組450於可重組式移動補償架構400之中,其接收執行各移動補償演算法所需之參數(例如:移動向量),並據以控制各模組運作,其中緩衝器模組460為用以暫存資料。 Then, when the reconfigurable motion compensation architecture 400 performs the pixel interpolation operation, the data communication module 410 obtains the required data from the internal memory 420 according to the predetermined data granularity, and stores the reusable data back into the internal data. The memory 420 is used for the next block operation. Since the pixel interpolation operation may refer to pixels in the horizontal direction or pixels in the vertical direction, the present embodiment provides the data supply module 430 in the reconfigurable motion compensation architecture 400 to arrange the data communication module 410 to access the data communication module 410. data. Through the above-mentioned design space exploration method, the number of processing units of the plurality of video compression standards can be determined by the reconfigurable mobile compensation architecture 400. In this embodiment, an interpolation module 440 including a predetermined number of processing units is provided to perform each The operation of the motion compensation algorithm. In order to control the cooperation between the modules, the embodiment needs to provide a parameter control module 450 in the reconfigurable motion compensation architecture 400, which receives parameters (for example, motion vectors) required to perform each motion compensation algorithm. And according to the operation of each module, the buffer module 460 is used for temporarily storing data.

綜上所述,上述實施例基於不同視訊壓縮標準之移動補償演算法之間的共同性,對各移動補償演算法之運算量進行分析並從而獲得可重組式移動補償架構之處理單元,其中此處理單元因利用共同性而可節省硬體資源處理移動補償演算法之間具共同性之運算。另外,上述實施例以不同資料粒度及不同處理單元數量來分析可重組式移動補償架構執行各移動補償演算法之資料流程,從資料流程中可獲知各移動補償演算法所對應之硬體參數。而基於預定設計目標及這些硬體參數,可選擇可重組式移動補償架構所採用之預定資料粒度及預定數量之處理單元,藉此發展具較佳效率的可重組式移動補償架構。 In summary, the foregoing embodiment is based on the commonality between the motion compensation algorithms of different video compression standards, analyzes the computational complexity of each motion compensation algorithm, and thereby obtains a processing unit of the reconfigurable motion compensation architecture, where The processing unit can save the common operation between the hardware compensation processing and the motion compensation algorithm by utilizing the commonality. In addition, the above embodiment analyzes the data flow of each mobile compensation algorithm by the reconfigurable mobile compensation architecture by using different data granularities and different processing unit numbers, and the hardware parameters corresponding to each mobile compensation algorithm can be obtained from the data flow. Based on the predetermined design goals and the hardware parameters, the predetermined data granularity and the predetermined number of processing units used in the reconfigurable mobile compensation architecture may be selected, thereby developing a reconfigurable mobile compensation architecture with better efficiency.

E~N、P、Q‧‧‧整數點像素位置 E~N, P, Q‧‧‧ integer point pixel position

a~k、m、n、p~s、cc、dd、e、ff‧‧‧非整數點像素位置 A~k, m, n, p~s, cc, dd, e, ff‧‧‧ non-integer pixel locations

310‧‧‧16×16區塊分割類型 310‧‧‧16×16 block partition type

320‧‧‧參考區塊 320‧‧‧Reference block

330‧‧‧可重複使用之資料 330‧‧‧Reusable data

400‧‧‧可重組式移動補償架構 400‧‧‧Reconfigurable mobile compensation architecture

410‧‧‧資料通訊模組 410‧‧‧ Data Communication Module

420‧‧‧內部記憶體 420‧‧‧ internal memory

430‧‧‧資料供給模組 430‧‧‧data supply module

440‧‧‧插補模組 440‧‧‧Interpolation module

450‧‧‧參數控制模組 450‧‧‧Parameter Control Module

460‧‧‧緩衝器模組 460‧‧‧buffer module

S201~S205‧‧‧本發明之一實施例之可重組式移動補償架構之設計空間探索方法的各步驟 S201~S205‧‧‧ steps of a design space exploration method for a reconfigurable mobile compensation architecture according to an embodiment of the present invention

圖1繪示為視訊壓縮標準H.264支援之非整數點像素插補的示意圖。 FIG. 1 is a schematic diagram of non-integer pixel interpolation supported by the video compression standard H.264.

圖2繪示為本發明之一實施例之可重組式移動補償架構之設計空間探索方法的流程圖。 2 is a flow chart of a method for exploring a design space of a reconfigurable mobile compensation architecture according to an embodiment of the present invention.

圖3繪示為本發明之一實施例之H.264移動補償演算法基於16×16區塊分割類型所需之參考區塊示意圖。 FIG. 3 is a schematic diagram of a reference block required for a H.264 motion compensation algorithm based on a 16×16 block partition type according to an embodiment of the present invention.

圖4繪示為本發明之一實施例之可重組式移動補償架構的示意圖。 4 is a schematic diagram of a reconfigurable mobile compensation architecture according to an embodiment of the present invention.

S201~S205‧‧‧本發明之一實施例之可重組式移動補償架構之設計空間探索方法的各步驟 S201~S205‧‧‧ steps of a design space exploration method for a reconfigurable mobile compensation architecture according to an embodiment of the present invention

Claims (9)

一種可重組式移動補償架構之設計空間探索方法,包括:設定一預定應用規格;萃取多種視訊壓縮標準所分別對應之多種移動補償演算法之間至少一共同性;基於該共同性,分析各該移動補償演算法之運算量,並據以決定一處理單元所包含之運算元件;基於該預定應用規格,分析該可重組式移動補償架構於尖峰運算量及資料組態最差情況下,以不同資料粒度及不同數量之該處理單元進行各該移動補償演算法時所對應之資料流程,並據以獲得各該移動補償演算法所對應之多個硬體參數;以及基於一預定設計目標及各該移動補償演算法所對應之該些硬體參數,選擇該可重組式移動補償架構所採用之一預定資料粒度,以及一預定數量之該處理單元。 A design space exploration method for a reconfigurable mobile compensation architecture includes: setting a predetermined application specification; extracting at least one commonality between a plurality of motion compensation algorithms respectively corresponding to the plurality of video compression standards; and analyzing each of the plurality of motion compensation algorithms based on the commonality The operation amount of the motion compensation algorithm is determined, and the arithmetic component included in the processing unit is determined; based on the predetermined application specification, the reconfigurable mobile compensation architecture is analyzed to be different in the case of the peak calculation amount and the worst case of the data configuration. The data granularity and the number of different processing units perform the data flow corresponding to each of the motion compensation algorithms, and obtain a plurality of hardware parameters corresponding to each of the motion compensation algorithms; and based on a predetermined design target and each The hardware parameters corresponding to the motion compensation algorithm select one of the predetermined data granularities used by the reconfigurable mobile compensation architecture, and a predetermined number of the processing units. 如申請專利範圍第1項所述之可重組式移動補償架構之設計空間探索方法,更包括:依據各該移動補償演算法所支援之多種區塊分割類型,分析在不同資料粒度下處理各該區塊分割類型時,各該區塊分割類型所對應之一參考區塊內可重複使用之資料,並據以獲得各該移動補償演算法所對應之該些硬體參數,其中當該可重組式移動補償架構以該預定資料粒度進行處理時,保留該參考區塊內可重複使用之資料於該可重組式移動補償架構之一內部記憶體。 For example, the design space exploration method of the reconfigurable mobile compensation architecture described in claim 1 further includes: processing each of the different data granularities according to various types of block segmentation supported by the mobile compensation algorithm. When the block segmentation type is used, one of the block segmentation types corresponds to the reusable data in the reference block, and the hardware parameters corresponding to each of the motion compensation algorithms are obtained, wherein the reconfigurable When the mobile compensation architecture processes the predetermined data granularity, the reusable data in the reference block is retained in the internal memory of the reconfigurable mobile compensation architecture. 如申請專利範圍第2項所述之可重組式移動補償架構之設計空間探索方法,更包括:提供一資料通訊模組於該可重組式移動補償架構之中,擷取各該區塊分割類型所對應之該參考區塊於該內部記憶體之中,並且 從該內部記憶體存取所需之資料;提供一資料供給模組於該可重組式移動補償架構之中,以排列該資料通訊模組所存取之資料;以及提供一插補模組於該可重組式移動補償架構之中,以接收該資料供給模組經排列之資料並進行處理,其中該插補模組為以該預定數量之該處理單元所組成之,以執行各該移動補償演算法。 The method for exploring a design space of the reconfigurable mobile compensation architecture described in claim 2, further comprising: providing a data communication module in the reconfigurable mobile compensation architecture, and extracting each partition type Corresponding to the reference block in the internal memory, and Accessing the required data from the internal memory; providing a data supply module in the reconfigurable mobile compensation architecture to arrange the data accessed by the data communication module; and providing an interpolation module The reconfigurable mobile compensation architecture is configured to receive and process the data arranged by the data supply module, wherein the interpolation module is composed of the predetermined number of the processing units to perform each of the motion compensation Algorithm. 如申請專利範圍第3項所述之可重組式移動補償架構之設計空間探索方法,更包括:提供一參數控制模組於該可重組式移動補償架構之中,以接收執行各該移動補償演算法所需之參數,並據以控制該內部記憶體、該資料通訊模組、該資料供給模組以及該插補模組。 The method for exploring a design space of the reconfigurable mobile compensation architecture described in claim 3, further comprising: providing a parameter control module in the reconfigurable mobile compensation architecture to receive and perform each of the motion compensation calculations The parameters required by the method, and accordingly, the internal memory, the data communication module, the data supply module, and the interpolation module are controlled. 如申請專利範圍第1項所述之可重組式移動補償架構之設計空間探索方法,更包括:依據各該移動補償演算法所支援之多種像素插補類型,分析各該像素插補類型所需之一參考區塊,並據以獲得各該移動補償演算法所對應之該些硬體參數,其中當該可重組式移動補償架構以該預定資料粒度進行處理時,擷取各該像素插補類型對應之該參考區塊於該可重組式移動補償架構之一內部記憶體。 For example, the method for exploring the design space of the reconfigurable mobile compensation architecture described in claim 1 further includes: analyzing each pixel interpolation type according to various pixel interpolation types supported by the motion compensation algorithm. Dereferencing the block and obtaining the hardware parameters corresponding to each of the motion compensation algorithms, wherein when the reconfigurable motion compensation architecture processes the predetermined data granularity, each pixel interpolation is captured The reference block corresponds to the internal memory of the reconfigurable mobile compensation architecture. 如申請專利範圍第5項所述之可重組式移動補償架構之設計空間探索方法,更包括:提供一資料通訊模組於該可重組式移動補償架構之中,擷取各該像素插補類型所對應之該資料區塊於該內部記憶體之中,並且從該內部記憶體存取所需之資料;提供一資料供給模組於該可重組式移動補償架構之中,以排列該資料通訊模組所存取之資料;以及提供一插補模組於該可重組式移動補償架構之中,以接收該資 料供給模組經排列之資料並進行處理,其中該插補模組為以該預定數量之處理單元所組成之,以執行各該移動補償演算法。 The method for exploring a design space of the reconfigurable mobile compensation architecture described in claim 5, further comprising: providing a data communication module in the reconfigurable mobile compensation architecture, and extracting each of the pixel interpolation types Corresponding the data block is in the internal memory, and accessing the required data from the internal memory; providing a data supply module in the reconfigurable mobile compensation architecture to arrange the data communication The data accessed by the module; and providing an interpolation module in the reconfigurable mobile compensation architecture to receive the capital The material supply module processes and processes the data, wherein the interpolation module is composed of the predetermined number of processing units to perform each of the motion compensation algorithms. 如申請專利範圍第6項所述之可重組式移動補償架構之設計空間探索方法,更包括:提供一參數控制模組於該可重組式移動補償架構之中,以接收執行各該移動補償演算法所需之參數,並據以控制該內部記憶體、該資料通訊模組、該資料供給模組以及該插補模組。 The method for exploring a design space of the reconfigurable mobile compensation architecture described in claim 6 further includes: providing a parameter control module in the reconfigurable mobile compensation architecture to receive and perform each of the motion compensation calculations The parameters required by the method, and accordingly, the internal memory, the data communication module, the data supply module, and the interpolation module are controlled. 如申請專利範圍第1項所述之可重組式移動補償架構之設計空間探索方法,其中該共同性包括基於使用加法運算及位移運算,化簡該些移動補償演算法所分別採用之多個階係數序列所得之一公因係數序列。 The design space exploration method of the reconfigurable mobile compensation architecture described in claim 1, wherein the commonity comprises: using the addition operation and the displacement operation to reduce the plurality of stages of the motion compensation algorithms respectively. A sequence of common factor coefficients obtained from the sequence of coefficients. 如申請專利範圍第1項所述之可重組式移動補償架構之設計空間探索方法,其中該些硬體參數包括峰值頻寬、匯流排位元數、所需之記憶體容量以及工作頻率。 The design space exploration method of the reconfigurable mobile compensation architecture as described in claim 1, wherein the hardware parameters include a peak bandwidth, a number of bus ranks, a required memory capacity, and an operating frequency.
TW98138534A 2009-11-13 2009-11-13 Design space exploration method of reconfigurable motion compensation architecture TWI423680B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW98138534A TWI423680B (en) 2009-11-13 2009-11-13 Design space exploration method of reconfigurable motion compensation architecture

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW98138534A TWI423680B (en) 2009-11-13 2009-11-13 Design space exploration method of reconfigurable motion compensation architecture

Publications (2)

Publication Number Publication Date
TW201117619A TW201117619A (en) 2011-05-16
TWI423680B true TWI423680B (en) 2014-01-11

Family

ID=44935294

Family Applications (1)

Application Number Title Priority Date Filing Date
TW98138534A TWI423680B (en) 2009-11-13 2009-11-13 Design space exploration method of reconfigurable motion compensation architecture

Country Status (1)

Country Link
TW (1) TWI423680B (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4677483A (en) * 1985-09-27 1987-06-30 Rca Corporation Interpolation filter with motion compensation
US6141381A (en) * 1997-04-25 2000-10-31 Victor Company Of Japan, Ltd. Motion compensation encoding apparatus and motion compensation encoding method for high-efficiency encoding of video information through selective use of previously derived motion vectors in place of motion vectors derived from motion estimation
US20020080870A1 (en) * 1999-01-07 2002-06-27 Thomas A. Piazza Method and apparatus for performing motion compensation in a texture mapping engine
US6680973B2 (en) * 2001-03-29 2004-01-20 Koninklijke Philips Electronics N.V. Scalable MPEG-2 video decoder with selective motion compensation
US6950143B2 (en) * 2000-12-11 2005-09-27 Koninklijke Philips Electronics N.V. Motion compensated de-interlacing in video signal processing

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4677483A (en) * 1985-09-27 1987-06-30 Rca Corporation Interpolation filter with motion compensation
US6141381A (en) * 1997-04-25 2000-10-31 Victor Company Of Japan, Ltd. Motion compensation encoding apparatus and motion compensation encoding method for high-efficiency encoding of video information through selective use of previously derived motion vectors in place of motion vectors derived from motion estimation
US20020080870A1 (en) * 1999-01-07 2002-06-27 Thomas A. Piazza Method and apparatus for performing motion compensation in a texture mapping engine
US6950143B2 (en) * 2000-12-11 2005-09-27 Koninklijke Philips Electronics N.V. Motion compensated de-interlacing in video signal processing
US6680973B2 (en) * 2001-03-29 2004-01-20 Koninklijke Philips Electronics N.V. Scalable MPEG-2 video decoder with selective motion compensation

Also Published As

Publication number Publication date
TW201117619A (en) 2011-05-16

Similar Documents

Publication Publication Date Title
TWI572196B (en) Projected interpolation prediction generation for next generation video coding
US7768520B2 (en) Hierarchical tiling of data for efficient data access in high performance video applications
CN105681807A (en) Method and device for calculating sub pixel motion vector based on H264 protocol
CN109495743B (en) Parallelization video coding method based on heterogeneous multiprocessing platform
CN101166277B (en) Method for accessing memory in apparatus for processing moving pictures
TWI504241B (en) Video encoding method and apparatus, video decoding method and apparatus, and programs product thereof
Luo et al. A novel all-binary motion estimation (ABME) with optimized hardware architectures
CA3105446A1 (en) Apparatus and method for filtering in video coding
CN102857758B (en) Reusable pixel processing method and reusable video processing chip
US20050047502A1 (en) Method and apparatus for the efficient representation of interpolated video frames for motion-compensated coding
CN110381321B (en) Interpolation calculation parallel implementation method for motion compensation
CN102665080B (en) Electronic device for motion compensation and motion compensation method
CN106464882B (en) Techniques for processing video frames by a video encoder
TWI423680B (en) Design space exploration method of reconfigurable motion compensation architecture
Fang et al. A hardware-efficient deblocking filter design for HEVC
KR20090004574A (en) Operation unit and image filtering device
US20100074336A1 (en) Fractional motion estimation engine
Zhou et al. VLSI architecture of HEVC intra prediction for 8K UHDTV applications
CN102300086A (en) Method for extending reference frame boundary and defining motion compensation reference sample position
CN103731674B (en) H.264 two-dimensional parallel post-processing block removing filter hardware achieving method
KR20090102646A (en) Interpolation architecture of motion compensation unit in decoders based on h.264 video coding standard
US10595043B2 (en) Encoding method and encoding device for 3D video
Chen et al. A high performance and low bandwidth multi-standard motion compensation design for HD video decoder
US8644391B2 (en) Space exploration method of reconfigurable motion compensation architecture
Lee et al. Algorithmic complexity analysis on data transfer rate and data storage for multidimensional signal processing

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees