TWI410946B - Driving scheme for multiple-fold gate lcd - Google Patents
Driving scheme for multiple-fold gate lcd Download PDFInfo
- Publication number
- TWI410946B TWI410946B TW98121368A TW98121368A TWI410946B TW I410946 B TWI410946 B TW I410946B TW 98121368 A TW98121368 A TW 98121368A TW 98121368 A TW98121368 A TW 98121368A TW I410946 B TWI410946 B TW I410946B
- Authority
- TW
- Taiwan
- Prior art keywords
- driving
- liquid crystal
- crystal display
- column
- order
- Prior art date
Links
Landscapes
- Liquid Crystal Display Device Control (AREA)
- Liquid Crystal (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
Description
本發明係有關一種液晶顯示器(LCD),特別是雙閘極(double gate)液晶顯示器的驅動機制,以有效降低垂直線條缺陷。The present invention relates to a liquid crystal display (LCD), particularly a double gate liquid crystal display, to effectively reduce vertical line defects.
本申請案根據先申請案(申請案號97124182,申請日2008/6/27,發明名稱「多閘極液晶顯示器之驅動機制」)以主張國內優先權。This application claims domestic priority based on the prior application (Application No. 97124182, Application Date 2008/6/27, title of the invention "Drive Mechanism of Multi-Gate Liquid Crystal Display").
液晶顯示器(LCD)通常由排列成行列矩陣形式的像素單元(或簡稱像素)所組成。每一像素包含一薄膜電晶體(TFT)及一像素電極,其共同形成於一基板(或面板)上。位於同一列薄膜電晶體的閘極藉由一閘極線連接在一起,再由閘極(或掃描)驅動器來控制。位於同一行薄膜電晶體的源極藉由一源極線連接在一起,再由源極(或資料)驅動器來控制。共電極(common electrode)則是形成於另一基板(或面板)上。液晶(liquid crystal,LC)密封於像素電極基板與共電極基板之間,藉由控制兩基板之間的電壓差而得以顯示出每一像素。為了避免液晶層因長時間受到單方向電場作用而產生特性退化,因此通常會採用反轉(inversion)驅動機制(例如列反轉或點反轉)來拉高或拉低共電極,用以週期性的反轉所施加的電場。Liquid crystal displays (LCDs) typically consist of pixel cells (or simply pixels) arranged in a matrix of rows and columns. Each pixel includes a thin film transistor (TFT) and a pixel electrode, which are collectively formed on a substrate (or panel). The gates of the thin film transistors in the same column are connected together by a gate line and then controlled by a gate (or scan) driver. The sources of the thin film transistors in the same row are connected together by a source line and then controlled by a source (or data) driver. A common electrode is formed on another substrate (or panel). A liquid crystal (LC) is sealed between the pixel electrode substrate and the common electrode substrate, and each pixel is displayed by controlling a voltage difference between the two substrates. In order to avoid the characteristic degradation of the liquid crystal layer due to the action of a single-direction electric field for a long time, an inversion driving mechanism (such as column inversion or dot inversion) is usually used to pull up or pull down the common electrode for the period. The electric field applied by the reversal of sex.
閘極驅動器與源極驅動器分別由多個驅動積體電路(IC)晶片所組成。由於源極驅動IC晶片的價格通常較閘極驅動IC晶片來得高,因此,如果能降低源極驅動IC晶片的數目(即使必須增加閘極驅動IC晶片數目),則可以降低整個液晶顯示器的製造成本。鑑於此,因而有雙閘極液晶顯示器架構的提出;在此種架構中,源極驅動IC晶片(或源極線)的數目減半,而閘極驅動IC晶片(或閘極線)的數目則加倍。整體而言,雙閘極液晶顯示器的成本將比傳統液晶顯示器來得低。於操作雙閘極液晶顯示器時,於一個水平掃描週期(通常簡稱為1H)內,連接於同一源極線的薄膜電晶體係依次開啟(turn on),而非如傳統液晶顯示器之薄膜電晶體係同時開啟的。The gate driver and the source driver are respectively composed of a plurality of driver integrated circuit (IC) chips. Since the price of the source driver IC chip is generally higher than that of the gate driver IC chip, if the number of source driver IC chips can be reduced (even if the number of gate driver IC chips must be increased), the entire liquid crystal display can be reduced. cost. In view of this, there is a proposal for a dual gate liquid crystal display architecture in which the number of source drive IC chips (or source lines) is halved, and the number of gate drive IC chips (or gate lines) is reduced. Then double. Overall, the cost of a dual-gate liquid crystal display will be lower than that of a conventional liquid crystal display. When operating a dual-gate liquid crystal display, in a horizontal scanning period (commonly referred to as 1H), the thin film electro-crystalline system connected to the same source line is turned on instead of the thin film electro-crystal like a conventional liquid crystal display. The system is open at the same time.
然而,由於共電極上的電阻-電容(RC)負載會使得左右相鄰像素於充放電時有不平衡情況,因而雙閘極顯示器於顯示時會造成垂直線條(vertical stripes)缺陷。此種垂直線條缺陷也於其他文獻討論過,例如美國專利申請案公開第2006/0164350號,發明人為Kim等人,題為”Thin Film Transistor Array Panel and Display Device”。However, since the resistance-capacitance (RC) load on the common electrode causes the left and right adjacent pixels to be unbalanced during charging and discharging, the double gate display causes vertical stripes defects when displayed. Such vertical line defects are also discussed in other documents, for example, U.S. Patent Application Publication No. 2006/0164350, the entire disclosure of which is incorporated herein by reference.
因此亟需提出一種雙閘極液晶顯示器之新穎驅動機制,用以有效降低甚至消除垂直線條缺陷。Therefore, it is urgent to propose a novel driving mechanism of a double-gate liquid crystal display to effectively reduce or even eliminate vertical line defects.
鑑於上述,本發明的目的之一為提出一種雙閘極液晶顯示器之新穎驅動機制,用以有效降低或消除垂直線條缺陷,以增進顯示品質。In view of the above, one of the objects of the present invention is to provide a novel driving mechanism for a dual gate liquid crystal display to effectively reduce or eliminate vertical line defects to improve display quality.
本發明實施例提供一種多閘極(multiple-fold gate)液晶顯示器(例如雙閘極液晶顯示器)的驅動機制。以順向驅動順序來驅動多列的像素電極組別A及組別B。接下來,以逆向驅動順序來驅動相鄰列的像素電極組別A及組別B。因其電極電壓跳動所造成的電荷不平衡即可以藉由空間(spatial)領域及時間(temporal)領域之視覺平均效果,得以有效降低垂直線條缺陷。Embodiments of the present invention provide a driving mechanism of a multiple-fold gate liquid crystal display such as a dual gate liquid crystal display. The pixel electrode group A and the group B of the plurality of columns are driven in the forward driving order. Next, the pixel electrode group A and the group B of the adjacent columns are driven in the reverse driving order. The charge imbalance caused by the electrode voltage jitter can effectively reduce the vertical line defects by the visual average effect in the spatial field and the temporal field.
根據本發明另一實施例,依序驅動一奇順位圖框的每一列,使其每隔兩列(或每隔一列)即將像素組別之驅動順序予以反向;且依序驅動一相鄰之偶順位圖框的每一列,使其每隔兩列(或每隔一列)即將像素組別之驅動順序予以反向。根據本發明實施例特徵之一,對於奇順位圖框及相鄰的偶順位圖框之相對應(同一)列,其驅動順序互為反向。According to another embodiment of the present invention, each column of an odd-order frame is sequentially driven so that every two columns (or every other column) reverses the driving order of the pixel groups; and sequentially drives an adjacent Each column of the sequence frame is inverted so that the driving order of the pixel groups is reversed every two columns (or every other column). According to one of the features of the embodiments of the present invention, for the corresponding (same) columns of the odd-order frame and the adjacent even-order frame, the driving order is reversed.
第一A圖顯示雙閘極(double/dual gate)液晶顯示器(LCD)100,其包含排列成行列矩陣形式的像素電極(pixel electrode)10。第一B圖顯示第一A圖的部分詳細電路圖。每一像素單元(或簡稱像素)中,每一像素電極10相對應於一切換元件(例如薄膜電晶體(TFT))12。位於同一列的相鄰薄膜電晶體(例如12A與12B)係共同連接於同一源極線(例如S1),其由源極驅動器14所驅動;而位於相鄰行的薄膜電晶體(例如12A與12B)之源極則藉由共享的源極線(S1)連接在一起。位於同一列的部分薄膜電晶體12(例如第一列的奇順位薄膜電晶體)係藉由一閘極線(例如G1)連接在一起並受閘極驅動器A(16)的驅動;而該列的另一部份薄膜電晶體12(例如第一列的偶順位薄膜電晶體)則藉由另一閘極線(例如G2)連接在一起並受另一閘極驅動器B(18)的驅動。這兩個閘極線(例如G1與G2)形成一閘極線組,用以掃描控制相鄰像素列。於第一A圖中,雙閘極液晶顯示器100具有雙邊閘極驅動器A/B(16/18),其分別設置於像素兩邊的邊緣處;然而,此閘極驅動器A/B(16/18)也可以合併為一個單一閘極驅動器。為方便說明起見,位於同一列的奇順位薄膜電晶體及像素電極稱為組別(BANK)A,而位於同一列的偶順位薄膜電晶體及像素電極則稱為組別B。時序控制器(T-con)20係用以控制閘極驅動器A/B(16/18)及源極驅動器14的操作。The first A diagram shows a double/dual gate liquid crystal display (LCD) 100 comprising pixel electrodes 10 arranged in the form of a matrix of rows and columns. The first B diagram shows a partial detailed circuit diagram of the first A diagram. In each pixel unit (or simply a pixel), each pixel electrode 10 corresponds to a switching element such as a thin film transistor (TFT) 12. Adjacent thin film transistors (eg, 12A and 12B) located in the same column are commonly connected to the same source line (eg, S1), which is driven by the source driver 14; and thin film transistors located in adjacent rows (eg, 12A and The source of 12B) is connected by a shared source line (S1). Part of the thin film transistors 12 in the same column (for example, the odd-order thin film transistors of the first column) are connected together by a gate line (for example, G1) and driven by the gate driver A (16); Another portion of the thin film transistor 12 (e.g., the first-row even-film transistor of the first column) is connected together by another gate line (e.g., G2) and is driven by the other gate driver B (18). The two gate lines (eg, G1 and G2) form a gate line group for scanning control of adjacent pixel columns. In the first A diagram, the dual gate liquid crystal display 100 has a bilateral gate driver A/B (16/18) which are respectively disposed at the edges of both sides of the pixel; however, this gate driver A/B (16/18) ) can also be combined into a single gate driver. For convenience of explanation, the odd-order thin film transistors and pixel electrodes in the same column are called group (BANK) A, and the even-order thin film transistors and pixel electrodes in the same column are called group B. The timing controller (T-con) 20 is used to control the operation of the gate drivers A/B (16/18) and the source driver 14.
第一C圖顯示第一A圖的操作波形圖。水平同步信號HS由邏輯高位準(”1”)變為邏輯低位準(”0”)時會啟動一個水平掃描週期,其通常簡稱為1H週期。在此1H週期中,組別A及組別B依序被啟動,其型態為AB-AB-AB-AB。藉此,奇順位像素電極及偶順位電極依序被啟動,經由源極線S1-S6而從源極驅動器14接收影像資料。重複此驅動型態,從第一閘極線G1直到最後閘極線(如第一C圖所示的G12)依序被驅動。藉此,雙閘極顯示器的閘極線G1-G12將以第一D圖所示的順序(亦即,1-2-3-4-5-6-7-8-9-10-11-12)被驅動。於第一C圖中,每一週期會反轉一次共電極POL的相位(或極性)以達到列反轉(line inversion),其使得圖框(frame)當中掃描線之極性依序被反轉,且不同圖框之同一掃描線極性也依序被反轉。例如,如第一E圖所示,當第一掃描線(Line1)為正極性(”+”)時,位於同一圖框的第二掃描線(Line2)則為負極性(”-”)。再者,對於相鄰圖框的同一掃描線,其極性也依序被反轉。例如,如第一E圖所示,第一圖框(frame1)的第一掃描線(Line1)為正極性(”+”)時,位於相鄰圖框(frame2)的第一掃描線(Line1)則為負極性(”-”)。The first C diagram shows the operational waveform of the first A diagram. When the horizontal sync signal HS changes from a logic high level ("1") to a logic low level ("0"), a horizontal scan period is initiated, which is commonly referred to as a 1H period. In this 1H cycle, Group A and Group B are sequentially activated, and their type is AB-AB-AB-AB. Thereby, the odd-order pixel electrode and the even-sequence electrode are sequentially activated, and the image data is received from the source driver 14 via the source lines S1-S6. This driving pattern is repeated, sequentially driven from the first gate line G1 to the last gate line (G12 as shown in the first C). Thereby, the gate lines G1-G12 of the dual gate display will be in the order shown in the first D diagram (ie, 1-2-3-4-5-6-7-8-9-10-11- 12) Being driven. In the first C picture, the phase (or polarity) of the common electrode POL is inverted every cycle to achieve column inversion, which causes the polarity of the scan lines in the frame to be reversed in sequence. And the polarity of the same scan line of different frames is also reversed in order. For example, as shown in the first E diagram, when the first scan line (Line1) is positive polarity ("+"), the second scan line (Line2) located in the same frame is negative polarity ("-"). Furthermore, for the same scan line of the adjacent frame, the polarity is also reversed in order. For example, as shown in FIG. E, when the first scan line (Line1) of the first frame (frame1) is positive ("+"), the first scan line (Line1) located in the adjacent frame (frame2) ) is negative polarity ("-").
對於第一C圖列反轉之雙閘極液晶顯示器,其共電極的電壓(Vcom)於每一水平掃描週期中會跳動(toggle)(亦即,從邏輯高位準變為邏輯低位準,或者從邏輯低位準變為邏輯高位準)。由於共電極之電阻-電容(RC)負載會影響共電極電壓的改變率(slew rate),使得共電極電壓無法於水平掃描前半週期內達到穩定,造成像素電極(10A、10B,第一B圖)之電容的充放電電荷不平衡,因此相鄰像素之間的電荷會有差異。因此,雙閘極顯示器於顯示時會造成垂直線條(vertical stripes)缺陷。For the double-gate liquid crystal display with the first C-column inversion, the voltage of the common electrode (Vcom) will toggle in each horizontal scanning period (that is, from a logic high level to a logic low level, or From the logic low level to the logic high level). Since the resistance-capacitance (RC) load of the common electrode affects the slew rate of the common electrode voltage, the common electrode voltage cannot be stabilized in the first half of the horizontal scanning period, resulting in the pixel electrode (10A, 10B, first B-picture). The charge and discharge charges of the capacitor are unbalanced, so the charge between adjacent pixels will be different. Therefore, the double gate display causes vertical stripes defects when displayed.
第一F圖顯示源極驅動器(source driver)的輸出影像信號(SD-Out)之波形圖。於圖式中的第一個水平掃描週期,奇順位像素(亦即組別A)信號的(充電)穩定時間(settling time)st1小於偶順位像素(亦即組別B)信號的(充電)穩定時間st2。因此,組別A像素的取樣值可能較組別B像素的取樣值來得低(亦即較暗)。於圖式中的第二個水平掃描週期,組別A像素信號的(放電)穩定時間也是小於組別B像素信號的(放電)穩定時間。因此,組別A像素的取樣值也可能較組別B像素的取樣值來得低(亦即較暗)。如前所述,此種充放電不平衡的現象容易造成垂直線條缺陷。The first F diagram shows the waveform of the output image signal (SD-Out) of the source driver. In the first horizontal scanning period in the figure, the (charge) settling time st1 of the odd-order pixel (ie, group A) signal is smaller than the (charge) of the even-order pixel (ie, group B) signal. Stabilization time st2. Therefore, the sample value of the group A pixel may be lower (ie, darker) than the sample value of the group B pixel. In the second horizontal scanning period in the figure, the (discharge) stabilization time of the group A pixel signal is also smaller than the (discharge) stabilization time of the group B pixel signal. Therefore, the sample value of the group A pixel may also be lower (ie, darker) than the sample value of the group B pixel. As mentioned above, such a phenomenon of charge and discharge imbalance is likely to cause vertical line defects.
第二A圖顯示根據本發明第一實施例的雙閘極液晶顯示器的操作波形。雖然本說明書以雙閘極液晶顯示器為例,然而本發明(經稍加修改或無須修改)也可適用於其他種類的液晶顯示器,例如三倍閘極液晶顯示器、四倍閘極液晶顯示器或多閘極(multiple-fold gate)液晶顯示器。第二B圖顯示第二A圖閘極G1-G12之驅動順序波形。在本實施例中,雙閘極液晶顯示器的閘極線G1-G12之驅動順序為1-2-3-4-6-5-8-7-9-10-11-12。第二C圖顯示第二A圖雙閘極液晶顯示器之共電極的極性。與第一C圖-第一E圖作比較,本實施例之組別A及組別B依序被啟動,其型態為AB-AB-BA-BA(而第一C圖-第一E圖之驅動型態為AB-AB-AB-AB)。換句話說,每經兩條掃描線,驅動型態會作顛倒(例如由順向AB變為逆向BA,或者由逆向BA變為順向AB)。藉此,雙閘極液晶顯示器之閘極線將以第二B圖所示的順序(亦即,1-2-3-4-6-5-8-7-9-10-11-12)被驅動。雖然本實施例係以每兩條掃描線顛倒一次驅動型態,然而,本發明也可經稍加修改,於每一條掃描線或每三條掃描線顛倒一次驅動型態。The second A diagram shows the operational waveform of the double gate liquid crystal display according to the first embodiment of the present invention. Although the present specification takes a dual gate liquid crystal display as an example, the present invention (with slight modification or modification) can be applied to other types of liquid crystal displays, such as a triple gate liquid crystal display, a quadruple gate liquid crystal display, or more. A multi-fold gate liquid crystal display. The second B diagram shows the driving sequence waveform of the second A gate G1-G12. In the present embodiment, the driving order of the gate lines G1-G12 of the double gate liquid crystal display is 1-2-3-4-6-5-8-7-9-10-11-12. The second C-picture shows the polarity of the common electrode of the double-gate liquid crystal display of the second A. Compared with the first C-first E map, the group A and the group B of the present embodiment are sequentially activated, and its type is AB-AB-BA-BA (and the first C-first E) The driving type of the figure is AB-AB-AB-AB). In other words, for every two scan lines, the drive pattern will be reversed (eg, from forward AB to reverse BA, or from reverse BA to forward AB). Thereby, the gate line of the double gate liquid crystal display will be in the order shown in the second B (ie, 1-2-3-4-6-5-8-7-9-10-11-12) driven. Although the present embodiment reverses the driving pattern by every two scanning lines, the present invention can be modified to reverse the driving pattern once for each scanning line or every three scanning lines.
第二C圖中標示斜線者表示該像素因受到共電極電壓跳動而造成了電荷的不平衡。在本實施例中,於同一圖框中(或者於空間(spatial)領域中),具相同極性之掃描線具有相反的驅動順序型態。例如,於第一圖框(frame1)中,第一掃描線(Line1)與第三掃描線(Line3)皆具相同極性(”+”),因此,第一掃描線(Line1)的驅動順序型態(AB)會相反於第三掃描線(Line3)的驅動順序型態(BA)。另外,於不同的圖框中(或者於同一時間(temporal)領域中),具相同極性之掃描線具有相反的驅動順序型態。例如,第一圖框(frame1)之第一掃描線(Line1)與第三圖框(frame3)之第一掃描線(Line1)皆具相同極性(”+”),因此,第一圖框(frame1)之第一掃描線(Line1)的驅動順序型態(AB)會相反於第三圖框(frame3)之第一掃描線(Line1)的驅動順序型態(BA)。藉此,平均來看,每一個像素受到共電極電壓跳動的機率會大致相同,因此,每一像素受到的電荷差異會相同。例如,對於第一掃描線(Line1)的第一像素(R1),其在第一圖框(frame1)中為”+”極性且受到共電極的電壓跳動;該像素於第二圖框(frame2)中為”-”極性且受到共電極的電壓跳動;該像素於第三圖框(frame3)中為”+”極性但未受到共電極的電壓跳動;該像素於第四圖框(frame4)中為”-”極性但未受到共電極的電壓跳動。因此,整體來看,人的眼睛就不會察覺到垂直線條缺陷。在本實施例中,可以由時序控制器(T-con)20(第一A圖)或者閘極驅動器A/B(16/18)來控制像素組別(BANK)的驅動順序型態以及控制共電極POL的極性反轉。The line marked with a slash in the second C diagram indicates that the pixel is unbalanced due to the jump of the common electrode voltage. In this embodiment, in the same frame (or in the spatial domain), scan lines having the same polarity have opposite drive order patterns. For example, in the first frame (frame1), the first scan line (Line1) and the third scan line (Line3) have the same polarity ("+"), and therefore, the driving order type of the first scan line (Line1) The state (AB) will be opposite to the drive sequence type (BA) of the third scan line (Line3). In addition, in different frames (or in the same temporal field), scan lines of the same polarity have opposite drive order patterns. For example, the first scan line (Line1) of the first frame (frame1) and the first scan line (Line1) of the third frame (frame3) have the same polarity ("+"), and therefore, the first frame ( The driving sequence type (AB) of the first scanning line (Line1) of frame1) is opposite to the driving sequence type (BA) of the first scanning line (Line1) of the third frame (frame3). Therefore, on average, the probability that each pixel is subjected to the common electrode voltage jitter will be approximately the same, and therefore, the difference in charge received by each pixel will be the same. For example, for the first pixel (R1) of the first scan line (Line1), it has a "+" polarity in the first frame (frame1) and is subjected to a voltage jump of the common electrode; the pixel is in the second frame (frame2) In the middle of the "-" polarity and subject to the voltage of the common electrode; the pixel is "+" in the third frame (frame3) but not subjected to the voltage of the common electrode; the pixel is in the fourth frame (frame4) The middle is "-" polarity but is not subjected to the voltage jump of the common electrode. Therefore, as a whole, the human eye will not perceive vertical line defects. In this embodiment, the driving sequence type and control of the pixel group (BANK) can be controlled by the timing controller (T-con) 20 (first A picture) or the gate driver A/B (16/18). The polarity of the common electrode POL is reversed.
第三A圖顯示根據本發明第二實施例的雙閘極液晶顯示器的操作波形。第三B圖顯示第三A圖閘極G1-G12之驅動順序波形。在本實施例中,雙閘極液晶顯示器的閘極線G1-G12之驅動順序為1-2-3-4-6-5-8-7-9-10-11-12。第三C圖顯示第三A圖雙閘極液晶顯示器之共電極的極性。在本實施例中,安排共電極POL的極性以得到點反轉(而非列反轉)。換句話說,一像素的共電極POL之極性相反於同一圖框的相鄰像素。再者,一圖框中一像素的共電極POL極性也會相反於相鄰圖框之同一像素的共電極POL極性。在本實施例中,共電極POL的極性係於水平掃描的中點處(亦即,大約位於1/2*H的時間點)改變極性。與第二A圖-第二C圖作比較,本實施例之組別A及組別B之驅動型態也是AB-AB-BA-BA。換句話說,每經兩條掃描線,驅動型態會作顛倒(例如由AB變為BA,或者由BA變為AB)。藉此,雙閘極液晶顯示器之閘極線將以第三B圖所示的順序(亦即,1-2-3-4-6-5-8-7-9-10-11-12)被驅動。The third A diagram shows the operational waveform of the double gate liquid crystal display according to the second embodiment of the present invention. The third B diagram shows the driving sequence waveform of the third A gate G1-G12. In the present embodiment, the driving order of the gate lines G1-G12 of the double gate liquid crystal display is 1-2-3-4-6-5-8-7-9-10-11-12. The third C-picture shows the polarity of the common electrode of the double-gate liquid crystal display of the third A. In the present embodiment, the polarity of the common electrode POL is arranged to obtain dot inversion (rather than column inversion). In other words, the polarity of the common electrode POL of one pixel is opposite to the adjacent pixel of the same frame. Furthermore, the polarity of the common electrode POL of one pixel in one frame is also opposite to the polarity of the common electrode POL of the same pixel of the adjacent frame. In the present embodiment, the polarity of the common electrode POL is changed at the midpoint of the horizontal scanning (that is, at a time point of approximately 1/2*H). Compared with the second A map - the second C map, the driving type of the group A and the group B of the present embodiment is also AB-AB-BA-BA. In other words, the drive pattern is reversed every two scan lines (for example, from AB to BA, or from BA to AB). Thereby, the gate line of the double gate liquid crystal display will be in the order shown in the third B (ie, 1-2-3-4-6-5-8-7-9-10-11-12) driven.
第三C圖中標示斜線者表示該像素因受到共電極電壓跳動而造成了電荷的不平衡。根據本實施例,每一像素不管是於空間(spatial)領域或者時間(temporal)領域,都具有視覺上的平均效果。例如,於空間(spatial)領域中(亦即,於同一圖框中),對於第一圖框(frame1),其第一掃描線(Line1)的第一像素(R1)可以和第三掃描線(Line3)的第一像素(R1)作視覺上的平均。再者,於時間(temporal)領域中(亦即,於不同圖框中),第一圖框(frame1)的第一掃描線(Line1)可以和第三圖框(frame3)的第一掃描線(Line1)作視覺上的平均。因此,整體來看,人的眼睛就不會察覺到垂直線條缺陷。The line marked with a diagonal line in the third C diagram indicates that the pixel is unbalanced due to the common electrode voltage jitter. According to the present embodiment, each pixel has a visual average effect regardless of whether it is in the spatial field or the temporal field. For example, in the spatial domain (ie, in the same frame), for the first frame (frame1), the first pixel (R1) of the first scan line (Line1) and the third scan line The first pixel (R1) of (Line3) is visually averaged. Furthermore, in the temporal domain (ie, in different frames), the first scan line (Line1) of the first frame (frame1) and the first scan line of the third frame (frame3) (Line1) for visual averaging. Therefore, as a whole, the human eye will not perceive vertical line defects.
根據上述實施例之驅動機制,由於雙閘極液晶顯示器中每一個像素受到共電極電壓跳動的機率大致相同,或者每一像素於空間(spatial)領域及時間(temporal)領域均具有視覺上的平均效果,因此可以有效降低甚至消除垂直線條缺陷。According to the driving mechanism of the above embodiment, since each pixel in the dual gate liquid crystal display is substantially identical in probability of being subjected to the common electrode voltage jitter, or each pixel has a visual average in the spatial field and the temporal field. The effect is therefore effective in reducing or even eliminating vertical line defects.
第四A圖顯示本發明第三實施例之雙閘極液晶顯示器的相鄰二圖框(frame)之(簡化)像素陣列。圖式中的各方塊代表每一像素,方塊中的數字代表控制該像素的閘極線之號碼(在此例子中為閘極線G1-G8)。圖式中的箭號表示像素組別(bank)的驅動順序。Figure 4A shows a (simplified) pixel array of adjacent two frames of the dual gate liquid crystal display of the third embodiment of the present invention. The blocks in the drawing represent each pixel, and the numbers in the blocks represent the numbers of the gate lines that control the pixels (gate lines G1-G8 in this example). The arrows in the drawing indicate the driving order of the pixel group.
在本實施例中,奇順位圖框的驅動順序為1→2→3→4→6→5→8→7,由於其驅動順序連接成為”Z”字型或”反Z”字型,因此本實施例又稱為「Z型」驅動。偶順位圖框的驅動順序為2→1→4→3→5→6→7→8,其驅動順序則也是遵照「Z型」驅動。換句話說,本實施例的像素組別每隔兩列即會變換一次。例如,以第四A圖的奇順位圖框為例,其第一、二列的驅動順序皆為A→B,而其第三、四列的驅動順序皆為反向的B→A。依此原則,每兩列則變換(反向)其像素組別的驅動順序。至於偶順位圖框,其第一、二列的驅動順序皆為B→A,而其第三、四列的驅動順序皆為反向的A→B。In this embodiment, the driving order of the odd-order frame is 1→2→3→4→6→5→8→7, and since the driving order is connected to be a “Z” or “anti-Z” font, This embodiment is also referred to as a "Z-type" drive. The driving order of the even-order frame is 2→1→4→3→5→6→7→8, and the driving sequence is also driven by “Z-type”. In other words, the pixel group of this embodiment is changed once every two columns. For example, taking the odd-order frame of the fourth A picture as an example, the driving order of the first and second columns is A→B, and the driving order of the third and fourth columns is the reverse B→A. According to this principle, every two columns transform (reverse) the driving order of its pixel groups. As for the even-order frame, the driving order of the first and second columns is B→A, and the driving order of the third and fourth columns is reverse A→B.
本實施例的另一特徵為:對於相鄰圖框的同一列像素,其驅動順序是相反的。例如,第四A圖之奇順位圖框的第一列,其驅動順序為A→B,然而偶順位圖框的(相同)第一列,其驅動順序則變換(反向)為B→A。前述本實施例的驅動機制可配合各種的反轉(inversion)技術,例如列反轉(line inversion)或點反轉(dot inversion)。Another feature of this embodiment is that the driving order of the same column of pixels of adjacent frames is reversed. For example, the first column of the odd-order frame of the fourth A-picture is driven in the order of A→B, whereas the first column of the (same) first-order frame is transformed (reverse) to B→A. . The aforementioned driving mechanism of the present embodiment can be combined with various inversion techniques such as line inversion or dot inversion.
第四B圖顯示第四A圖之像素陣列的顯示狀態。其中,畫斜線之圓圈代表穩定時間較短(亦即較暗)的像素,而空白之圓圈則代表穩定時間較長(亦即較亮)的像素。根據本實施例,於空間(spatial)領域中(亦即,位於同一圖框中),其第一、二列所顯現出來像素可和第三、四列所顯現出來的像素產生視覺上的平均。再者,於時間(temporal)領域中(亦即,位於不同的(相鄰)圖框中),位於奇順位圖框與偶順位圖框的同一列所顯現出來的像素也可產生視覺上的平均。藉此,整體來言,人的眼睛就不會察覺到垂直線條缺陷。The fourth B diagram shows the display state of the pixel array of the fourth A diagram. Among them, the circle drawn by the diagonal line represents the pixel with a shorter stabilization time (ie, darker), and the circle of the blank represents the pixel with a longer stabilization time (ie, brighter). According to this embodiment, in the spatial field (that is, in the same frame), the pixels appearing in the first and second columns can be visually averaged with the pixels appearing in the third and fourth columns. . Furthermore, in the temporal domain (ie, in different (adjacent) frames), pixels appearing in the same column of the odd-order frame and the even-ordered frame can also be visually produced. average. Therefore, as a whole, the human eye will not perceive vertical line defects.
第五A圖顯示本發明第四實施例之雙閘極液晶顯示器的相鄰二圖框之(簡化)像素陣列。圖式中的各方塊代表每一像素,方塊中的數字代表控制該像素的閘極線之號碼(在此例子中為閘極線G1-G8)。圖式中的箭號表示像素組別(bank)的驅動順序。Figure 5A shows a (simplified) pixel array of adjacent two frames of the dual gate liquid crystal display of the fourth embodiment of the present invention. The blocks in the drawing represent each pixel, and the numbers in the blocks represent the numbers of the gate lines that control the pixels (gate lines G1-G8 in this example). The arrows in the drawing indicate the driving order of the pixel group.
在本實施例中,奇順位圖框的驅動順序為1→2→4→3→5→6→8→7,由於其驅動順序連接成為”弓”字型或”反弓”字型,因此本實施例又稱為「弓型」驅動。偶順位圖框的驅動順序為2→1→3→4→6→5→7→8,其驅動順序則也是遵照「弓型」驅動。換句話說,本實施例的像素組別每隔一列即會變換一次。例如,以第五A圖的奇順位圖框為例,其第一列的驅動順序為A→B,第二列的驅動順序為B→A,第三列的驅動順序為A→B,第四列的驅動順序為B→A。依此原則,每一列則變換(反向)其像素組別的驅動順序。至於偶順位圖框,其第一列的驅動順序為B→A,第二列的驅動順序為A→B,第三列的驅動順序為B→A,第四列的驅動順序為A→B。In this embodiment, the driving order of the odd-order frame is 1→2→4→3→5→6→8→7, and since the driving sequence is connected to be a “bow” type or an “anti-bow” type, This embodiment is also referred to as a "bow type" drive. The driving order of the even-order frame is 2→1→3→4→6→5→7→8, and the driving sequence is also driven by the “bow”. In other words, the pixel group of this embodiment is changed once every other column. For example, taking the odd-order frame of the fifth graph as an example, the driving order of the first column is A→B, the driving order of the second column is B→A, and the driving order of the third column is A→B, The driving order of the four columns is B→A. According to this principle, each column transforms (reverses) the driving order of its pixel groups. As for the even-order frame, the driving order of the first column is B→A, the driving order of the second column is A→B, the driving order of the third column is B→A, and the driving order of the fourth column is A→B. .
本實施例的另一特徵為:對於相鄰圖框的同一列像素,其驅動順序是相反的。例如,第五A圖之奇順位圖框的第一列,其驅動順序為A→B,然而偶順位圖框的(相同)第一列,其驅動順序則變換(反向)為B→A。前述本實施例的驅動機制可配合各種的反轉技術,例如列反轉或點反轉。Another feature of this embodiment is that the driving order of the same column of pixels of adjacent frames is reversed. For example, the first column of the odd-order frame of the fifth graph A has a driving order of A→B, whereas the first column of the (same) first-order frame is transformed (reverse) to B→A. . The aforementioned driving mechanism of the present embodiment can be combined with various inversion techniques such as column inversion or dot inversion.
第五B圖顯示第五A圖之像素陣列的顯示狀態。其中,畫斜線之圓圈代表穩定時間較短(亦即較暗)的像素,而空白之圓圈則代表穩定時間較長(亦即較亮)的像素。根據本實施例,於空間(spatial)領域中(亦即,位於同一圖框中),其第一列所顯現出來像素可和第二列所顯現出來的像素產生視覺上的平均。再者,於時間(temporal)領域中(亦即,位於不同的(相鄰)圖框中),位於奇順位圖框與偶順位圖框的同一列所顯現出來的像素也可產生視覺上的平均。藉此,整體來言,人的眼睛就不會察覺到垂直線條缺陷。The fifth B diagram shows the display state of the pixel array of the fifth A diagram. Among them, the circle drawn by the diagonal line represents the pixel with a shorter stabilization time (ie, darker), and the circle of the blank represents the pixel with a longer stabilization time (ie, brighter). According to this embodiment, in the spatial domain (i.e., in the same frame), the pixels appearing in the first column can be visually averaged with the pixels appearing in the second column. Furthermore, in the temporal domain (ie, in different (adjacent) frames), pixels appearing in the same column of the odd-order frame and the even-ordered frame can also be visually produced. average. Therefore, as a whole, the human eye will not perceive vertical line defects.
以上所述僅為本發明之較佳實施例而已,並非用以限定本發明之申請專利範圍;凡其它未脫離發明所揭示之精神下所完成之等效改變或修飾,均應包含在下述之申請專利範圍內。The above description is only the preferred embodiment of the present invention, and is not intended to limit the scope of the present invention; all other equivalent changes or modifications which are not departing from the spirit of the invention should be included in the following Within the scope of the patent application.
100...雙閘極液晶顯示器100. . . Double gate liquid crystal display
10、10A、10B...像素電極10, 10A, 10B. . . Pixel electrode
12、12A、12B...切換元件(薄膜電晶體)12, 12A, 12B. . . Switching element (thin film transistor)
14...源極驅動器14. . . Source driver
16...閘極驅動器A16. . . Gate driver A
18...閘極驅動器B18. . . Gate driver B
20...時序控制器20. . . Timing controller
S1...源極線S1. . . Source line
G1-G12...閘極線G1-G12. . . Gate line
HS...水平同步信號HS. . . Horizontal sync signal
BANK...像素組別BANK. . . Pixel group
POL...共電極POL. . . Common electrode
SD-Out...源極驅動器的輸出影像信號SD-Out. . . Source driver output image signal
st1...(短)穩定時間St1. . . (short) settling time
st2...(長)穩定時間St2. . . (long) settling time
第一A圖顯示雙閘極液晶顯示器。The first A picture shows a dual gate liquid crystal display.
第一B圖顯示第一A圖的部分詳細電路圖。The first B diagram shows a partial detailed circuit diagram of the first A diagram.
第一C圖顯示第一A圖的操作波形圖。The first C diagram shows the operational waveform of the first A diagram.
第一D圖顯示第一C圖閘極線的驅動順序。The first D-picture shows the driving sequence of the first C-gate line.
第一E圖顯示雙閘極液晶顯示器之共電極的極性。The first E diagram shows the polarity of the common electrode of the dual gate liquid crystal display.
第一F圖顯示源極驅動器的輸出影像信號之波形圖。The first F diagram shows the waveform of the output image signal of the source driver.
第二A圖顯示根據本發明第一實施例的雙閘極液晶顯示器的操作波形。The second A diagram shows the operational waveform of the double gate liquid crystal display according to the first embodiment of the present invention.
第二B圖顯示第二A圖閘極之驅動順序波形。The second B diagram shows the driving sequence waveform of the gate of the second A diagram.
第二C圖顯示第二A圖雙閘極液晶顯示器之共電極的極性。The second C-picture shows the polarity of the common electrode of the double-gate liquid crystal display of the second A.
第三A圖顯示根據本發明第二實施例的雙閘極液晶顯示器的操作波形。The third A diagram shows the operational waveform of the double gate liquid crystal display according to the second embodiment of the present invention.
第三B圖顯示第三A圖閘極之驅動順序波形。The third B diagram shows the driving sequence waveform of the gate of the third A diagram.
第三C圖顯示第三A圖雙閘極液晶顯示器之共電極的極性。The third C-picture shows the polarity of the common electrode of the double-gate liquid crystal display of the third A.
第四A圖顯示本發明第三實施例(Z型驅動)之雙閘極液晶顯示器的相鄰二圖框之像素陣列。Figure 4A shows a pixel array of adjacent two frames of a dual gate liquid crystal display of a third embodiment (Z-type drive) of the present invention.
第四B圖顯示第四A圖之像素陣列的顯示狀態。The fourth B diagram shows the display state of the pixel array of the fourth A diagram.
第五A圖顯示本發明第四實施例(弓型驅動)之雙閘極液晶顯示器的相鄰二圖框之像素陣列。Fig. 5A is a view showing a pixel array of adjacent two frames of the double gate liquid crystal display of the fourth embodiment (bow drive) of the present invention.
第五B圖顯示第五A圖之像素陣列的顯示狀態。The fifth B diagram shows the display state of the pixel array of the fifth A diagram.
HS...水平同步信號HS. . . Horizontal sync signal
BANK...像素組別BANK. . . Pixel group
POL...共電極POL. . . Common electrode
Claims (27)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW98121368A TWI410946B (en) | 2008-06-27 | 2009-06-25 | Driving scheme for multiple-fold gate lcd |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW97124182 | 2008-06-27 | ||
TW98121368A TWI410946B (en) | 2008-06-27 | 2009-06-25 | Driving scheme for multiple-fold gate lcd |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201005722A TW201005722A (en) | 2010-02-01 |
TWI410946B true TWI410946B (en) | 2013-10-01 |
Family
ID=44826423
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW98121368A TWI410946B (en) | 2008-06-27 | 2009-06-25 | Driving scheme for multiple-fold gate lcd |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI410946B (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI406258B (en) * | 2010-03-11 | 2013-08-21 | Chunghwa Picture Tubes Ltd | Double-gate liquid crystal display device and related driving method |
TWI497477B (en) | 2010-05-13 | 2015-08-21 | Novatek Microelectronics Corp | Driving module and driving method |
JP5775357B2 (en) * | 2010-05-21 | 2015-09-09 | 株式会社半導体エネルギー研究所 | Liquid crystal display |
TWI421850B (en) * | 2010-12-31 | 2014-01-01 | Au Optronics Corp | Liquid crystal display apparatus and pixels driving method |
TWI559277B (en) * | 2015-04-15 | 2016-11-21 | Display and its scanning method |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200643860A (en) * | 2005-06-15 | 2006-12-16 | Lg Philips Lcd Co Ltd | Apparatus and method for driving liquid crystal display device |
US20070139327A1 (en) * | 2005-12-19 | 2007-06-21 | Hsiang-Lun Liu | Dot inversion driving apparatus for analog thin film transistor liquid crystal display panel and method thereof |
TW200727231A (en) * | 2006-01-13 | 2007-07-16 | Chi Mei Optoelectronics Corp | Liquid crystal display |
-
2009
- 2009-06-25 TW TW98121368A patent/TWI410946B/en active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200643860A (en) * | 2005-06-15 | 2006-12-16 | Lg Philips Lcd Co Ltd | Apparatus and method for driving liquid crystal display device |
US20070139327A1 (en) * | 2005-12-19 | 2007-06-21 | Hsiang-Lun Liu | Dot inversion driving apparatus for analog thin film transistor liquid crystal display panel and method thereof |
TW200727231A (en) * | 2006-01-13 | 2007-07-16 | Chi Mei Optoelectronics Corp | Liquid crystal display |
Also Published As
Publication number | Publication date |
---|---|
TW201005722A (en) | 2010-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8248336B2 (en) | Liquid crystal display device and operating method thereof | |
JP3799307B2 (en) | Liquid crystal display device and driving method thereof | |
JP4859464B2 (en) | Liquid crystal display | |
US20100315402A1 (en) | Display panel driving method, gate driver, and display apparatus | |
US10559271B2 (en) | Liquid crystal display device | |
JP4420620B2 (en) | Image display device | |
US20120327137A1 (en) | Display device and display driving method | |
US20090322666A1 (en) | Driving Scheme for Multiple-fold Gate LCD | |
US8232932B2 (en) | Display device | |
US20180090046A1 (en) | Display device and method of sub-pixel transition | |
WO2016192153A1 (en) | Liquid crystal display panel of column overturn mode and drive method therefor | |
US9007356B2 (en) | Driving method, driving module and liquid crystal display device for achieving dot inversion | |
JP2007025644A (en) | Liquid crystal display panel driving method, liquid crystal display panel using this driving method and driving module used for driving this liquid crystal display panel | |
WO2015027630A1 (en) | Polarity-reversal driving method and polarity-reversal driving circuit | |
US10896650B2 (en) | Video signal line drive circuit, display device including same, and drive method for video signal line | |
TWI410946B (en) | Driving scheme for multiple-fold gate lcd | |
JP2007225861A (en) | Liquid crystal display device | |
WO2017096706A1 (en) | Liquid crystal display panel structure | |
US20050046620A1 (en) | Thin film transistor LCD structure and driving method thereof | |
US9165516B2 (en) | Display device and drive method therefor | |
US20150022509A1 (en) | Display device and drive method therefor | |
KR20100010709A (en) | Driving scheme for multiple-fold gate lcd | |
KR101308457B1 (en) | Liquid crystal display device | |
TWI404020B (en) | Method for removing offset between channels of lcd panel | |
KR100853215B1 (en) | Liquid crystal display |