TWI401005B - Electronic assembly with detachable components - Google Patents

Electronic assembly with detachable components Download PDF

Info

Publication number
TWI401005B
TWI401005B TW96141775A TW96141775A TWI401005B TW I401005 B TWI401005 B TW I401005B TW 96141775 A TW96141775 A TW 96141775A TW 96141775 A TW96141775 A TW 96141775A TW I401005 B TWI401005 B TW I401005B
Authority
TW
Taiwan
Prior art keywords
substrate
electronic assembly
component
anisotropic conductive
conductive film
Prior art date
Application number
TW96141775A
Other languages
Chinese (zh)
Other versions
TW200833207A (en
Inventor
Kong-Chen Chen
Original Assignee
Wintec Ind Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/593,788 external-priority patent/US20070187844A1/en
Application filed by Wintec Ind Inc filed Critical Wintec Ind Inc
Publication of TW200833207A publication Critical patent/TW200833207A/en
Application granted granted Critical
Publication of TWI401005B publication Critical patent/TWI401005B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/041Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction having no base used as a mounting for the semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/10Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/544Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/71Means for bonding not being attached to, or not being formed on, the surface to be connected
    • H01L24/72Detachable connecting means consisting of mechanical auxiliary parts connecting the device, e.g. pressure contacts using springs or clips
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0655Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/144Stacked arrangements of planar printed circuit boards
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/325Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by abutting or pinching, i.e. without alloying process; mechanical auxiliary parts therefor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544Marks applied to semiconductor devices or parts
    • H01L2223/54426Marks applied to semiconductor devices or parts for alignment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544Marks applied to semiconductor devices or parts
    • H01L2223/54453Marks applied to semiconductor devices or parts for use prior to dicing
    • H01L2223/5446Located in scribe lines
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544Marks applied to semiconductor devices or parts
    • H01L2223/54453Marks applied to semiconductor devices or parts for use prior to dicing
    • H01L2223/54466Located in a dummy or reference die
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544Marks applied to semiconductor devices or parts
    • H01L2223/54473Marks applied to semiconductor devices or parts for use after dicing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481Internal lead connections, e.g. via connections, feedthrough structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • H01L2924/15192Resurf arrangement of the internal vias
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19042Component type being an inductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19043Component type being a resistor
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0266Marks, test patterns or identification means
    • H05K1/0268Marks, test patterns or identification means for electrical inspection or testing
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03Conductive materials
    • H05K2201/0302Properties and characteristics in general
    • H05K2201/0314Elastomeric connector or conductor, e.g. rubber with metallic filler
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10159Memory
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227Other objects, e.g. metallic pieces
    • H05K2201/10378Interposers
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/16Inspection; Monitoring; Aligning
    • H05K2203/167Using mechanical means for positioning, alignment or registration, e.g. using rod-in-hole alignment
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/222Completing of printed circuits by adding non-printed jumper connections

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • Metallurgy (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)
  • Combinations Of Printed Boards (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Multi-Conductor Connections (AREA)
  • Coupling Device And Connection With Printed Circuit (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Description

具有可拆卸元件的電子裝配方式Electronic assembly with detachable components

本發明概括隸屬於電子裝配,細列則是使用了單向性導電材料來作為元件之間的結合和使用了刻有安裝洞孔的基板,或是有定位裝置的製具(Fixture)來方便元件在基板上的安置的一種電子裝配技術。The present invention is generally referred to as an electronic assembly, and the thin row uses a unidirectional conductive material as a combination between the components and a substrate with a mounting hole, or a fixture having a positioning device. An electronic assembly technique for the placement of components on a substrate.

電子裝配一般是使用表面貼片技術(Surface Mount Technology,SMT)來裝配,或用目前較新的將裸晶片直接焊接於基板上(Chip on Board,COB)的技術。使用表面貼片技術時,是將封裝好的電子元件焊接在如印刷線路板(Printed Circuit Board,PCB)之類的電子基板上;將一層很薄的焊鍚膏印在其上,然後經過一個加溫回流的過程將元件焊在基板上。使用裸晶片粘接基板的COB技術時,是靠細金屬線連接或焊接到在基板上的裸晶片而製成連線裝置,其後再用一層樹脂覆蓋在已連線的元件表面來保護裸露的連線在裝配過程中不致損壤。Electronic assembly is typically assembled using Surface Mount Technology (SMT) or with newer techniques for soldering bare wafers directly onto a substrate (Chip on Board, COB). When using surface mount technology, the packaged electronic components are soldered to an electronic substrate such as a Printed Circuit Board (PCB); a thin layer of solder paste is printed thereon, and then passed through a The process of heating the reflow process solders the component to the substrate. When the COB technology of bonding a substrate with a bare wafer is used, a wiring device is formed by connecting or soldering a thin metal wire to a bare wafer on the substrate, and then a layer of resin is used to cover the surface of the connected component to protect the bareness. The connection will not be damaged during the assembly process.

表面貼片技術或是裸晶片直接焊接的技衛都有一個問題,那就是已焊接或是已連線的元件,一經安置到基板上,即難取下來修理或者是重新再使用。在一般的主機板上,都會使用插槽座來安裝中央處理器(Central Processing Unit,CPU),以簡化升級或是更換。One problem with surface mount technology or direct soldering of bare wafers is that soldered or wired components are difficult to remove or re-use once they are placed on the substrate. On a typical motherboard, a slot holder is used to install a Central Processing Unit (CPU) to simplify upgrades or replacements.

但是這種插槽座是較貴的,因此需要一種裝配技術易於將已裝在基板上的元件取下來重修,再使用,或者是換新。However, such a socket is relatively expensive, so an assembly technique is required to easily remove the component that has been mounted on the substrate, reuse it, or use it for a new one.

本發明是針對上述問題所發明的一種裝配技術,它使用異向性導電薄膜(Anisotropic conducting material,ACM)層在元件間的相互結合,也使用已預先刻好安裝洞孔的基板,或是具有校準功能的製具,可以更方便元件裝配在基板上的電子裝配。有校準功能的製具上的孔穴功能是包括在製具中預先設定的空間區域。使用在基板上預先刻好的安裝洞孔或是製具上的孔穴,是因為當一個元件被安置在洞孔或孔穴處時,它們能夠使得一個元件的接觸矩陣,對應到在基板上的特定表面模式。在基板上刻好的洞孔或是在製具上的孔穴,都可以用來讓有異向性導電薄膜(ACM)介面的元件,在放置於基板上之後固定之用。異向性導電薄膜(ACM)導電於元件和基板之間,它也使元件可以隨時被取下來重修或替換。一個異向性導電薄膜(ACM)可以直接壓覆在元件的表面。或者,異向性導電薄膜(ACM)也可以在裝配的過程中放在基板的表面。The present invention is an assembly technique invented for the above problems, which uses an anisotropic conducting material (ACM) layer to bond between components, and also uses a substrate that has been pre-engaged to mount a hole, or has The calibration function of the tool makes it easier to assemble the components on the substrate for electronic assembly. The hole function on the tool having the calibration function is included in a predetermined space area in the tool. Use pre-engraved mounting holes on the substrate or holes in the tooling because when an element is placed in a hole or hole, they can make a contact matrix of one element corresponding to a specific on the substrate Surface mode. The holes that are engraved on the substrate or the holes in the tool can be used to secure the components with the anisotropic conductive film (ACM) interface after being placed on the substrate. An anisotropic conductive film (ACM) is electrically conductive between the component and the substrate, which also allows the component to be removed and replaced at any time. An anisotropic conductive film (ACM) can be directly pressed over the surface of the component. Alternatively, an anisotropic conductive film (ACM) can also be placed on the surface of the substrate during assembly.

電子裝配中,一個校準鏈接可以監控在基板上的一組元件的位置和接觸的完整性。整合在元件上預定區域作為校準標記的傳導墊,並且整合在基板上預定區域作為參考標記的傳導墊,用來對應要被安置在基板上的元件的校準標記位置,如此即成一個校 準鏈接。這種校準鏈接的組成是由連接在一組元件上的校準標記和在基板上的對應參考標記,經由異向性導電薄膜(ACM)從一個元件對下個元件,從而形成一組被監控的元件間具有串連和連續性的傳導通道。可以根據電子裝配的複雜性,這種校準鏈接還可以再被細分成多重較小的校準鏈接,透過監控它們的傳導狀況來偵測它們聯成一組的元件間的位置和傳導整體性。In an electronic assembly, a calibration link monitors the position and contact integrity of a set of components on a substrate. a conductive pad integrated in a predetermined area on the component as a calibration mark, and a conductive pad integrated as a reference mark on a predetermined area on the substrate, corresponding to the position of the calibration mark of the component to be placed on the substrate, thus forming a school Quasi-link. The calibration link consists of a calibration mark attached to a set of components and a corresponding reference mark on the substrate, from one element to the next via an anisotropic conductive film (ACM), thereby forming a set of monitored There are series and continuous conduction channels between the components. Depending on the complexity of the electronics assembly, the calibration link can be subdivided into multiple smaller calibration links that monitor their conduction status to detect the position and conduction integrity of the components in a group.

在本發明不同的具體化描述中,一個電子裝配也許可以堆疊多重的基板成為一個更為精簡的三維架構。互聯構件可以用來促進在堆疊架構中相鄰基板的互聯性。這種互聯構件的組成可以由預搆的傳導通道、或是在一個平面結構上的導引路徑。或是封裝好可以直接插入製具的孔穴處,抑或是在基板上預先刻好的孔洞等,通過異向性導電薄膜(ACM)來互相連接相鄰的基板。這種在基板上具有很少位置限制的互聯構件,可用來取代昂貴的插槽、機械接頭或是柔性綫路板等,以簡化電子裝配的設計。In a different embodiment of the invention, an electronic assembly may be able to stack multiple substrates into a more compact three-dimensional architecture. Interconnect components can be used to facilitate interconnectivity of adjacent substrates in a stacked architecture. The composition of such interconnecting members may consist of pre-conducting conductive channels or guiding paths on a planar structure. Or the package can be directly inserted into the hole of the tool, or the hole is pre-engraved on the substrate, and the adjacent substrate is connected to each other through an anisotropic conductive film (ACM). This interconnecting member with few positional restrictions on the substrate can be used to replace expensive slots, mechanical joints or flexible circuit boards, etc., to simplify the design of the electronic assembly.

電子裝配也是可以使用外殼來封裝,而將異向性導電薄膜(ACM)固定在確定的位置上,例如封裝快閃記憶體(Flash)的塑膠外殼。可以將外殼的內部表層鑄造成能配合元件的各個高度特性。這個外殼也可以設計像個可以打開的匣子以便利取出元件,就像用在內存記憶體模組(Memory Module)上的散熱片一樣。這個外殼也可以設計成具有接觸點或是開口,以方便從外殼上監控校準鏈接。The electronic assembly can also be packaged using a housing that holds the anisotropic conductive film (ACM) in a defined position, such as a plastic housing that encapsulates a flash memory. The inner skin of the outer casing can be cast to match the various height characteristics of the component. The case can also be designed like an openable dice to facilitate the removal of components, just like the heat sink used on the Memory Module. The housing can also be designed with contact points or openings to facilitate monitoring of the calibration link from the housing.

在此列出一些在電子裝配中使用到異向性導電材料的標準方式。有一種標準方式是使用一種基板,其上刻有洞孔,以便能更有效的安裝元件和使用異向性導電薄膜(ACM)層在雕刻紋路上作為元件間的互聯層的基板。這個異向性導電薄膜(ACM)也可以直接壓覆到元件的互聯表面,來簡化在電子裝配製造中的額外異向性導電薄膜(ACM)安裝製程。另一個替代的標準方式是在電子裝配上使用校準製具。這個校準製具可以使用一個安裝設備來排列到基板上,如果這個製具也具有互聯的綫路時,也可以使用異向性導電粘劑或焊鍚膏連接到基板上。相對的,在製具安置前,也可以將一層異向性導電薄膜(ACM)層直接安置在基板的表面上。在基板上預先刻好的洞孔和製具上的孔穴都可以將元件很準確地固定在基板上的標準的表面模式上。校準標記或是校準機構也可以做在製具中,用以對齊在基板上與之對應的參考標記或參考機構,這也許還需要用到光學模式辨認技術來排列製具到基板上。Here are some standard ways to use anisotropic conductive materials in electronic assembly. One standard approach is to use a substrate with holes in it for more efficient mounting of the components and the use of an anisotropic conductive film (ACM) layer on the engraved grain as the substrate for the interconnect layer between the components. This anisotropic conductive film (ACM) can also be directly bonded to the interconnect surface of the component to simplify the additional anisotropic conductive film (ACM) mounting process in electronic assembly fabrication. Another alternative standard approach is to use calibration tools on electronic assemblies. The calibration tool can be arranged on the substrate using a mounting device. If the tool also has interconnected wires, it can also be attached to the substrate using an anisotropic conductive adhesive or solder paste. In contrast, an anisotropic conductive film (ACM) layer can also be placed directly on the surface of the substrate before the tool is placed. The pre-engraved holes in the substrate and the holes in the fixture allow the components to be accurately fixed to the standard surface pattern on the substrate. Calibration marks or calibration mechanisms can also be used in the tool to align the reference marks or reference mechanisms on the substrate, which may also require optical pattern recognition techniques to align the tool onto the substrate.

本發明在標準施行下的好處,包含在傳統的元件電子裝配中,使用了異向性導電薄膜(ACM)來取代焊鍚膏或是直接連綫。使用了異向性導電薄膜(ACM)作為元件之間的互聯層和使用了製具,抑或是在基板上刻好的洞孔,元件可以隨時從電子裝配上取下來或是重安裝回去。對於那些比較昂貴或是暫時短缺的元件可以隨時方便地從不同的電子裝配上取下來或是重新再用。那些損毀的元件也可以很容易的取下來重修。更進一步的說,元件可以在系 統升級中簡單的替換。異向性導電薄膜(ACM)的使用就造成這樣彈性的結果,使得電子裝配的元件可以很容易的取下來再重裝,而不需要經歷有可能損壤到元件或其他電子裝配的電焊或是切掉連綫的方式。The benefits of the present invention under standard practice include the use of an anisotropic conductive film (ACM) in place of solder paste or direct wiring in conventional component electronics assemblies. An anisotropic conductive film (ACM) is used as the interconnect layer between the components and the tool is used, or the holes are carved in the substrate, and the components can be removed from the electronic assembly or reinstalled at any time. For those components that are expensive or temporarily short, they can be easily removed or reused from different electronic assemblies at any time. Those damaged components can also be easily removed and rebuilt. Furthermore, the components can be in the system. A simple replacement in the upgrade. The use of an anisotropic conductive film (ACM) results in such a resilience that electronically assembled components can be easily removed and reloaded without the need to experience electrical welding that could damage the component or other electronic assembly or Cut off the way to connect.

在此詳述典型組體。我們應瞭解本發明是可以融合到不同的形體裹。因而在此發表的具體細節不應被解釋為有它的局限,而應是作為對此申請的基礎,以及用以教導專業之士將本發明的組體,運用到幾乎任何適當的詳細系統、結構和形式之內的一種代表基礎。Typical groups are detailed here. It should be understood that the invention can be incorporated into different body wraps. Therefore, the specific details disclosed herein should not be construed as having its limitations, but rather as a basis for this application, and to teach the professional to apply the body of the present invention to almost any appropriate detailed system, A representative basis within structure and form.

示例組體是由可拆卸的元件,通過異向性導電材料作為互連層,安裝在基板上而組成的一個電子裝配。此電子裝配可包含校準鏈接,以監測元件在基板上橫跨異向性導電材料互連層的位置和接觸完整。The example set is an electronic assembly consisting of a detachable component, mounted on a substrate by an anisotropic conductive material as an interconnect layer. This electronic assembly can include a calibration link to monitor the position and contact integrity of the component across the anisotropic conductive material interconnect layer on the substrate.

電子裝配,如閃記卡(Flash cards)、附加卡(Add-on boards)、或記憶體記憶體模組(Memory Module),均有元件直接焊接或用連線焊接在基板上,使得元件難以取下或重用。異向性導電材料,可代替焊膏或引線接合,在傳統的電子元件。異向性導電材料在一個特定的方向導電,非常適合作為一種元件和基板之間的互連層。兩類異向性導電材料,可用於電子裝配,一種是異向性導電薄膜(ACM),另一種是異向性導電粘劑(ACP)。異向 性導電薄膜,在基板表面可貼可剝。異向性導電薄膜也可以直接貼附在元件介面上。異向性導電粘劑通常是膏狀,可以印刷或滴塗於對置的基板表面。異向性導電粘劑通常是一種包括導電填充料和黏結劑的材料。例如,導電填充料是鍍金樹脂球,而黏結劑是稀釋合成橡膠。黏合劑是能夠結合兩個或兩個以上的物件,而在粘劑固化後,使異向性導電粘劑成為互連材料。Electronic assemblies, such as Flash cards, Add-on boards, or Memory Modules, have components that are soldered directly or soldered to the substrate, making the components difficult to take. Under or reuse. An anisotropic conductive material that can replace solder paste or wire bonding in traditional electronic components. The anisotropic conductive material conducts electricity in a specific direction and is well suited as an interconnect layer between an element and a substrate. Two types of anisotropic conductive materials can be used for electronic assembly, one is an anisotropic conductive film (ACM), and the other is an anisotropic conductive adhesive (ACP). Anisotropy A conductive film that can be peeled off on the surface of the substrate. The anisotropic conductive film can also be directly attached to the component interface. Anisotropic conductive adhesives are typically paste-like and can be printed or dispensed onto opposing substrate surfaces. An anisotropic conductive adhesive is typically a material that includes a conductive filler and a binder. For example, the conductive filler is a gold plated resin ball and the binder is a diluted synthetic rubber. The adhesive is capable of combining two or more articles, and after the adhesive is cured, the anisotropic conductive adhesive is made into an interconnect material.

最好是由可拆卸的元件組合成電子裝配。舉例來說,昂貴或供不應求的元件,可隨時從一個電子裝配上拆下,再用在不同的電子裝配上。有缺陷的元件也可以容易取下重裝。此外,元件也可隨時取下,在系統升級時以更高性能的元件取而代之。這種靈活性源於異向性導電薄膜(ACM)層,使得取下元件時,不需去除焊錫或去除焊線這些可能會損及元件或電子裝配其他部分的過程。Preferably, the detachable components are combined into an electronic assembly. For example, expensive or in short supply components can be removed from an electronic assembly at any time and used in different electronic assemblies. Defective components can also be easily removed for reassembly. In addition, components can be removed at any time, replacing them with higher performance components when the system is upgraded. This flexibility stems from the anisotropic conductive film (ACM) layer, which eliminates the need to remove solder or remove wire bonds that can damage components or other parts of the electronics assembly when the component is removed.

在電子裝配中,有方法可用作元件定位或監測基板上的元件位置和接觸完整,這也是很有用的。為達到此目的,電子裝配可配置一個或多個校準鏈接。在範例組體中,一個校準鏈接乃如下而成:在元件預定區納入一套對準導電墊,即校準標記,和在基板上指定點納入一套配套參考導電墊,即參考標記,以檢測基板上元件安裝的完整性;其間,元件的校準標記及基板上配套參考標記,由一個串列連續傳導路徑,交錯於元件與基板之間,透過基板上各元件的異向性導電薄膜(ACM)層,從一元件連接到另一 元件。取決於電子產品組裝的複雜程度,校準鏈接可分成多個小段校準鏈接接,由測試鏈接中各小組元件其傳導狀況而偵知其位置和接觸的完整度。In electronic assembly, it is also useful to have methods that can be used to position components or monitor component placement and contact integrity on the substrate. To achieve this, the electronics assembly can be configured with one or more calibration links. In the sample set, a calibration link is formed by including a set of alignment conductive pads, ie calibration marks, in the predetermined area of the component, and a set of reference reference conductive pads, ie reference marks, are included in the specified points on the substrate to detect The integrity of the component mounting on the substrate; during this time, the calibration mark of the component and the reference mark on the substrate are connected by a series of continuous conduction paths, interleaved between the component and the substrate, and through the anisotropic conductive film of each component on the substrate (ACM) Layer, connecting from one component to another element. Depending on the complexity of the electronics assembly, the calibration link can be divided into a number of small calibration links that detect the integrity of their position and contact by the conduction status of the various components in the test link.

圖1所示有一組校準標記的元件,和有另一組配套的參考標記的基板,以及其間的異向性導電薄膜層(ACM)。校準標記,是元件上的一個導電接觸區或一個導電墊,用作元件定位或監測基板上的元件位置和接觸完整度。校準標記可在元件的頂面或底面。在頂面的校準標記名為直接校準標記,而在底面的校準標記名則為間接校準標記。直接校準標記可直接接觸測探,而間接校準標記於元件固定在基板後才可間接測探。直接校準標記,可進一步通過傳導通路連接至元件底面,而接觸異向性導電薄膜(ACM)層。Figure 1 shows a set of calibration mark elements, and a substrate with another set of reference marks, and an anisotropic conductive film layer (ACM) therebetween. The calibration mark is a conductive contact area or a conductive pad on the component that serves as a component to locate or monitor component position and contact integrity on the substrate. The calibration mark can be on the top or bottom of the component. The calibration mark on the top side is called the direct calibration mark, and the calibration mark name on the bottom side is the indirect calibration mark. Direct calibration marks can be directly contacted with the probe, while indirect calibration marks can be indirectly probed after the component is attached to the substrate. The direct alignment mark can be further connected to the underside of the component through a conductive via to contact the anisotropic conductive thin film (ACM) layer.

間接校準標記直接接觸異向性導電薄膜(ACM)層。間接校準標記,可通過在同一元件上的傳導通路連接到其他間接校準標記。元件上的間接路線標記,可透過異向性導電薄膜(ACM)層經由一個分開的傳導通路,連接到基板表面元件外的一個探測點而問接接觸。元件可能是一個集成電路、封裝元件、堆疊式元件、傳感器、或機電元件。若為封裝元件,校準標記可設於外包裝上而不實際連接到電路封裝內。舉例來說,一個裸晶片的校準標記可建在晶片切割線或晶片範圍內。The indirect calibration mark directly contacts the anisotropic conductive film (ACM) layer. Indirect calibration marks that can be connected to other indirect calibration marks by conductive paths on the same component. The indirect path mark on the component can be connected to a probe point outside the surface element of the substrate via a separate conductive path through the anisotropic conductive film (ACM) layer. The component may be an integrated circuit, package component, stacked component, sensor, or electromechanical component. In the case of a package component, the calibration mark can be placed on the outer package without actually being connected to the circuit package. For example, a calibration mark for a bare wafer can be built into the wafer dicing line or wafer.

在圖1裹,元件100包含一個直接校準標記110和兩個間接 校準標記120和130。在典型組體裹,直接校準標記110,可在接觸區域111通過傳導通路115接觸到異向性導電薄膜層140。與異向性導電薄膜層140接觸的兩個間接校準標記120和130涵過傳導通路125連接在一起。圖1中傳導通路115,125和校準標記110,120,130只是例舉,不應該被看作是校準標記和導電通路的可能詳盡清單。Wrapped in Figure 1, component 100 contains a direct calibration mark 110 and two indirect Calibration marks 120 and 130. In a typical assembly, the alignment mark 110 is directly calibrated to contact the anisotropic conductive film layer 140 through the conductive path 115 at the contact region 111. The two indirect alignment marks 120 and 130 that are in contact with the anisotropic conductive film layer 140 are joined by a conductive via 125. The conduction paths 115, 125 and calibration marks 110, 120, 130 of Figure 1 are merely exemplary and should not be considered as a possible exhaustive list of calibration marks and conductive paths.

圖1也說明瞭元件100和基板150通過異向性導電薄膜層140的互聯。基板表面145包括參考標記160、170和180。參考標記是基板表面145的一個導電墊或一個接觸區,設置來配合元件100的相應校準標記。就在典型組體裏,一套參考標記(例如160、170和180)相對於基板150導置圖型的空問位置,應與一套校準標記(例如110、120和130)相對於元件100的觸點陣列之空間位置而匹配。結果是,排齊這套元件上的校準標記(例如110、120和130)與在基板上的一套參考標記(例如110、170、180),在元件100安裝後,可以檢測元件100的觸點陣列是否準確和恰當地置放在基板150導置圖型上。圖1中,參考標記160為對齊校準標記110而成,參考標記170為對齊校準標記120而成,而參考標記180為對齊校準標記130而成。圖1中圖示的參考標記只是例舉,不應該被看作是參考標記的可能詳盡清單。FIG. 1 also illustrates the interconnection of component 100 and substrate 150 through anisotropic conductive film layer 140. Substrate surface 145 includes reference numerals 160, 170, and 180. The reference mark is a conductive pad or a contact area of the substrate surface 145 that is configured to fit the corresponding alignment mark of the component 100. In a typical assembly, a set of reference marks (e.g., 160, 170, and 180) relative to the substrate 150 to map the spatial position of the pattern, should be associated with a set of calibration marks (e.g., 110, 120, and 130) relative to element 100. The spatial position of the contact array is matched. As a result, the alignment marks (e.g., 110, 120, and 130) on the set of components are aligned with a set of reference marks (e.g., 110, 170, 180) on the substrate, and after the component 100 is mounted, the touch of the component 100 can be detected. Whether the dot array is accurately and properly placed on the substrate 150 lead pattern. In FIG. 1, reference numeral 160 is formed by aligning alignment marks 110, reference mark 170 is formed by aligning alignment marks 120, and reference mark 180 is formed by aligning alignment marks 130. The reference numerals illustrated in Figure 1 are merely examples and should not be considered as a possible exhaustive list of reference marks.

圖2展示一個包含校準鏈接的電子裝配200的圖解。範例中顯示了兩個元件210和220,兩個異向性導電薄膜層230和240, 基板250,以及校準鏈接245。元件210和220分別經由異向性導電薄膜層230和240而連到基板250。元件210的兩個直接校準標記201和202在頂面,再由兩個傳導通路203和204。接觸元件210底部接觸墊205和206上的異向性導電薄膜層230。如果元件210正確對準基板250,透過異向性導電薄膜層230,校準標記201和202就可接觸在基板表面242上的參考標記233和234。傳導通路203和204,使得元件210在基板250上的配置和接觸狀況可從元件頂面208探測到。傳導通路207連接底部觸點205和206,與相關的校準標記201和202,形成元件210校準鏈接245的一部分。FIG. 2 shows an illustration of an electronic assembly 200 that includes a calibration link. Two elements 210 and 220, two anisotropic conductive film layers 230 and 240, are shown in the example. Substrate 250, and calibration link 245. Elements 210 and 220 are connected to substrate 250 via anisotropic conductive film layers 230 and 240, respectively. The two direct alignment marks 201 and 202 of element 210 are on the top side and are further by two conductive paths 203 and 204. The bottom of the contact element 210 contacts the anisotropic conductive film layer 230 on the pads 205 and 206. If the component 210 is properly aligned with the substrate 250, the alignment marks 201 and 202 can contact the reference marks 233 and 234 on the substrate surface 242 through the anisotropic conductive film layer 230. Conductive vias 203 and 204 allow configuration and contact conditions of component 210 on substrate 250 to be detected from component top surface 208. Conductive path 207 connects bottom contacts 205 and 206 with associated calibration marks 201 and 202 to form a portion of component 210 calibration link 245.

元件220在底面有兩個間接校準標記215和216。在典型組體中,間接校準標記215和216從元件220頂部無法接入。傳導通路217連接兩個間接校準標記215和216而成為校準鏈接245的一部分。為了在元件220透過異向性導電薄膜層240接入間接校準標記216,基板250上結合了傳導通路238,一端接到在基板表面242的參考標記237,而另一端連接也在基板表面242的探針區239。為了透過異向性導電薄膜層240接入間接校準標記215,基板250上結合了傳導通路235,一端接到參考標記236,另一端連接參考標記234,而成為校準鏈接245的一部分。間接校準標記有助於校準鏈接的形成。Element 220 has two indirect calibration marks 215 and 216 on the bottom surface. In a typical group, indirect calibration marks 215 and 216 are not accessible from the top of element 220. Conduction path 217 connects the two indirect calibration marks 215 and 216 as part of calibration link 245. In order to access the indirect alignment mark 216 through the anisotropic conductive film layer 240 at the component 220, the substrate 250 is bonded to the conductive via 238, one end is connected to the reference mark 237 on the substrate surface 242, and the other end is also connected to the substrate surface 242. Probe zone 239. In order to access the indirect calibration mark 215 through the anisotropic conductive film layer 240, the substrate 250 is bonded to the conductive via 235, one end is connected to the reference mark 236, and the other end is connected to the reference mark 234 to become part of the calibration link 245. Indirect calibration marks help to calibrate the formation of links.

異向性導電薄膜層230和240的配置為在電子裝配200中取代焊錫膏或焊線。異向性導電薄膜層230和240在一個特定的方 向導電,於此是垂直的。異向性導電薄膜層230和240由電子互連到元件210、220而至基板250,但無傳導電流到異向性導電薄膜層內的鄰近區域。異向性導電薄膜層,使得元件可以方便地在基板表面裝上或卸下。The anisotropic conductive film layers 230 and 240 are configured to replace solder paste or wire bonds in the electronic assembly 200. The anisotropic conductive film layers 230 and 240 are on a specific side Conductive, here is vertical. The anisotropic conductive film layers 230 and 240 are electronically interconnected to the elements 210, 220 to the substrate 250, but do not conduct current to adjacent regions within the anisotropic conductive film layer. The anisotropic conductive film layer allows the component to be conveniently mounted or removed from the surface of the substrate.

參考標記231、233、234、236、237和239是預製在基板表面242上,其間參考標記233和234是為安置元件210,參考標記236和237則為安置元件220,參考標記231和239是為探測校準鏈接245之完整度。Reference numerals 231, 233, 234, 236, 237, and 239 are prefabricated on the substrate surface 242 with reference numerals 233 and 234 being the placement elements 210, reference numerals 236 and 237 being the placement elements 220, and reference numerals 231 and 239 being To detect the integrity of the calibration link 245.

當元件210和220通過異向性導電薄膜層230和240確實對準基板250,連續的校準鏈接245形成一個串列連續傳導路徑,跨越異向性導電薄膜層230和240,交錯於元件210、220及基板250之間。校準鏈接245源至在基板250上的探點(例如參考標記231),通過傳導通路232連接參考標記233,然後跨過異向性導電薄膜層230,到元件210對應的底面觸點205,而後通過元件210傳導通路207到不同的表面觸點206,然後再度跨過異向性導電薄膜層230回到基板250,連接參考標記234,通過傳導通路235繼續到為第二個元件220而設的參考標記236,然後越過異向性導電薄膜層240耦合到在元件220的間接校準鏈接標記215,又通過傳導通路217在元件220處的同一個元件220上的間接校準標記216,越過異向性導電薄膜層240再度回到基板250上的參考標記237處,此處探點239通過在基板250的傳導通路238聯結校準鏈 接245。傳導通路232、235和238,可嵌入基板250或者製造在基板表面242。假如元件210和220偏離了在250基板的目標位置,或者元件210、220與基板250之間有接觸不良的狀況,在元件210或220的對準標記將不再與在基板250的相應參考標記對齊或接觸。從校準鏈接端點(如213或239)就偵測不到傳導狀態。When elements 210 and 220 are indeed aligned with substrate 250 by anisotropic conductive film layers 230 and 240, successive alignment links 245 form a series of continuous conductive paths that straddle the anisotropic conductive film layers 230 and 240, interleaved with element 210, Between 220 and substrate 250. The calibration link 245 is sourced to a probe on the substrate 250 (e.g., reference numeral 231), the reference mark 233 is connected through the conductive via 232, and then across the anisotropic conductive thin film layer 230 to the corresponding bottom surface contact 205 of the component 210, and then Passing via 207 to different surface contacts 206 through component 210, and then returning over substrate 250 again across anisotropic conductive film layer 230, connecting reference mark 234, continuing through conductive via 235 to the second component 220 Reference mark 236 is then coupled across the anisotropic conductive film layer 240 to the indirect calibration link mark 215 at the element 220, and again through the indirect alignment mark 216 of the conductive element 217 on the same element 220 at the element 220, over the anisotropy. The conductive film layer 240 is again returned to the reference mark 237 on the substrate 250 where the probe 239 is coupled to the calibration chain by the conductive path 238 of the substrate 250. Connected to 245. Conductive vias 232, 235, and 238 can be embedded in substrate 250 or fabricated on substrate surface 242. If the components 210 and 220 are offset from the target position at the 250 substrate, or there is a poor contact between the components 210, 220 and the substrate 250, the alignment marks at the component 210 or 220 will no longer correspond to the corresponding reference marks on the substrate 250. Align or touch. The conduction state is not detected from the calibration link endpoint (such as 213 or 239).

傳導通路232和238,附加在校準鏈接245的末端,提供接入點231和239,用以測試裝置200中校準鏈接245的完整性。各典型組體中,校準鏈接245可接地或接電源,而分成兩個分開的短校準鏈接。接地或連電源處產生了分製校準鏈接的一個新終端。一個裝置的元件也可分成若干小組,組成幾組校準鏈接。多重校準鏈接更有效地找出裝置的錯位元件,因為一個較小校準鏈接可能包含電子裝配局部範圍內的元件數量也較少。一個大型校準鏈接還可加入多個測試點,沿其傳導通路或在其元件處,以監測任何兩試測點之間的接觸狀況。Conductive paths 232 and 238, attached at the end of calibration link 245, provide access points 231 and 239 for testing the integrity of calibration link 245 in device 200. In each typical group, the calibration link 245 can be grounded or connected to a power source and divided into two separate short calibration links. Grounded or connected to the power supply, a new terminal with a split calibration link. The components of a device can also be divided into groups to form sets of calibration links. Multiple calibration links are more efficient in finding out the misalignment of the device, as a smaller calibration link may contain fewer components in the local range of the electronic assembly. A large calibration link can also be added to multiple test points along its conduction path or at its components to monitor the contact between any two test points.

被動元件,如電阻器、電容器、電感器、以及其他小型電路,一般都是成本低或尺寸小,在基板製作時可以直接嵌入到基板250裹(例如嵌入式電容器及嵌入式電阻),或在電子裝配製造時焊在基板表面242。Passive components, such as resistors, capacitors, inductors, and other small circuits, are typically low cost or small in size and can be embedded directly into the substrate 250 (eg, embedded capacitors and embedded resistors) during substrate fabrication, or The electronic assembly is soldered to the substrate surface 242 during manufacture.

在一個電子裝配裹,其外盒或防護結構,如塑膠外殼或散熱片,可以用來固定異向性導電薄膜介面元件。裝置中包含校準鏈接時,封在防護結構內的元件,可能不容易從外接入,其位置和 接觸狀態,即可通過校準鏈接而監測和檢測。除了可以分別加電源和接地到校準鏈接終端而直接測量校準鏈接的傳導狀況,亦有多種方法可以用來監測元件在校準鏈接上的安插完整度。例如,如果一個傳感裝置附在校準鏈接的一個連接點,其可在基材表面或納入元件,然後沿校準鏈接的一組元件,其位置及接觸狀況的完整性,甚易由監測傳感裝置而知。譬如,傳感裝置可以是元件中的上一個鎖存裝置,接至元件可接入的校準標記。從校準縫接一端點加信號,而監測元件傳感裝置的狀況,包含該傳感裝置的校準鏈接,從一端到元件,其完整性可隨時確定。由切換加至校準鏈接一端點的信號,沿校準鏈接上的元件,其傳感裝置或鎖存裝置,可以監測而確定它是否相應切換。如果不是,電子裝配中沿校準鏈結有接觸不良或元件錯位的情況,而因此確定。In an electronic assembly, an outer box or protective structure, such as a plastic case or heat sink, can be used to secure the anisotropic conductive film interface component. When the device contains a calibration link, the components enclosed in the protective structure may not be easily accessible from the outside, its position and Contact status can be monitored and detected via a calibration link. In addition to directly measuring the conduction of the calibration link by applying power and ground to the calibration link terminal, there are several ways to monitor the integrity of the component on the calibration link. For example, if a sensing device is attached to a connection point of a calibration link, it can be placed on the surface of the substrate or incorporated into the component, then along a set of components that are calibrated, its position and integrity of the contact condition, and is easily monitored by the sensing Know the device. For example, the sensing device can be the last latch in the component to the calibration mark accessible to the component. The signal is applied from the calibration slot to the end point, and the condition of the component sensing device is monitored, including the calibration link of the sensing device, from one end to the component, the integrity of which can be determined at any time. By switching the signal applied to one end of the calibration link, along the component on the calibration link, its sensing device or latching device can be monitored to determine if it switches accordingly. If not, the electronic assembly has a bad contact or component misalignment along the calibration link and is therefore determined.

圖3由圖示表述本發明之一範例製作,其中包括一個在外盒裡有內置校準鏈結的無焊接的電子裝配。本例繪有在電子裝配300中,在保護外蓋316和318之內的一組元件302、304和306,穿過異向性導電薄膜層308、310和312連到基板314。在頂蓋316的開孔320和322可作為校準鏈接328接入探點〔如校準標記324和觸點326)以觀察元件302、304和306對基板314之位置和接觸完整性。在裝置300的校準鏈接328,源自元件302的校準鏈結324,曲折通過異向性導電薄膜層308,基板314,再度經過異向性導電薄膜層308到元件302,然後通過異向性導電薄膜層308 再次回到基板314。校準鏈接328繼續通過異向性導電薄膜層310至元件304,通過元件304,並通過異向性導電薄膜層310再次回到基板314,然後通過異向性導電薄膜層312至元件306,通過異向性導電薄膜層312回基板314,終於觸點326。校準鏈接328之一端點(如觸點326)可接地,如虛線所示,以簡化診測連結。如此情況,則不需頂蓋316開孔322。在頂蓋相應另一端點的開孔就足夠了。頂蓋316的開孔為接入校準鏈接328之終端,可取而代之的是一個內置於外盒316內之傳導通路,如能確保確實接觸,譬如加一個異向性導電薄膜層放其間。另一種方式,外盒也不需開孔,如果電子裝配外部介面墊可以接入校準鏈接之端點(例如使電子裝配功能針腳與對準鏈各端點多工雙用)。Figure 3 is made by way of illustration of an example of the invention including a solderless electronic assembly having a built-in calibration link in the outer casing. This example is illustrated in electronic assembly 300 with a set of elements 302, 304, and 306 within protective covers 316 and 318 that are connected to substrate 314 through anisotropic conductive film layers 308, 310, and 312. Openings 320 and 322 in top cover 316 can be used as calibration links 328 to access probes (such as calibration marks 324 and contacts 326) to view the position and contact integrity of elements 302, 304, and 306 to substrate 314. At calibration link 328 of device 300, calibration link 324 from element 302, zigzags through anisotropic conductive film layer 308, substrate 314, again passes through anisotropic conductive film layer 308 to element 302, and then through anisotropic conduction Film layer 308 Return to the substrate 314 again. The calibration link 328 continues through the anisotropic conductive film layer 310 to the component 304, through the component 304, and back to the substrate 314 through the anisotropic conductive film layer 310, and then through the anisotropic conductive film layer 312 to the component 306, The directional conductive film layer 312 is returned to the substrate 314 to finally contact 326. One of the endpoints of the calibration link 328 (e.g., contact 326) can be grounded, as indicated by the dashed lines, to simplify the diagnostic link. In this case, the top cover 316 opening 322 is not required. An opening in the corresponding other end of the top cover is sufficient. The opening of the top cover 316 is the terminal for accessing the calibration link 328. Instead, a conductive path built into the outer casing 316 can be used to ensure proper contact, such as by placing an anisotropic conductive film layer therebetween. Alternatively, the outer box does not need to be opened, if the electronic assembly external interface pad can be connected to the end of the calibration link (for example, the electronic assembly function pins and the alignment chain ends are multiplexed).

圖3還可以看出,頂蓋316和底蓋318的邊緣設有一套對應剪口,當盒蓋316和318夾上時,可以固定裝置。頂蓋316之內表面330可刻壓成其高低變化在形式上相應於裝置300元件302、304和306高度變異,可固定元件302、304和306到位。異向性導電薄膜層308、310和312之彈性,當盒蓋316和318夾住後,可提供接觸壓力。雖然圖3只顯示了基板314只有一面裝有元件302、304和306,它亦適用於電子裝配其基板314雙面皆有元件。As can also be seen in Figure 3, the edges of the top cover 316 and the bottom cover 318 are provided with a corresponding set of cuts which can be secured when the lids 316 and 318 are clamped. The inner surface 330 of the top cover 316 can be embossed such that its height variations are formally variably corresponding to the device 300 elements 302, 304, and 306, and the components 302, 304, and 306 can be secured in place. The elasticity of the anisotropic conductive film layers 308, 310, and 312 provides contact pressure when the lids 316 and 318 are clamped. Although FIG. 3 only shows that the substrate 314 is provided with components 302, 304, and 306 on only one side, it is also suitable for electronic assembly.

本發明之各類體現中,為方便安置元件在基板上,且固定元件在以異向性導電薄膜作互連層的電子裝配,裝置中可採用定位製具,其上含預製開孔,以配合應放在基板上諸元件之外廓。製 具中可有一套校準標記,用以配合基板上的一套參考標記,如果製具的校準標記是正確地對準了基板的參考標記,就可以使元件的觸點陣列準確地對上基板的導置圖型。如範例所示,製具在對準基板後,可貼住、夾上或膠於基板表面。In various embodiments of the present invention, in order to facilitate the placement of components on the substrate, and the fixing components are electronically assembled by using an anisotropic conductive film as an interconnect layer, the device may employ a positioning tool having prefabricated openings thereon. The mating should be placed on the outer contour of the components on the substrate. system There may be a set of calibration marks in the tool to match a set of reference marks on the substrate. If the calibration mark of the tool is correctly aligned with the reference mark of the substrate, the contact array of the element can be accurately aligned with the upper substrate. Guide pattern. As shown in the example, the tool can be attached, clamped, or glued to the surface of the substrate after the substrate is aligned.

另一項發明,一套製具的開孔可於基板製造過程中,直接模壓在基板表面,成為基板上的一組刻壓凹槽。然而,插入式製具的適應性比壓紋式來得強。舉例來說,許多相容的記憶晶片,如十億位元元內存(DRAM)或閃存(Flash),其外廓不同。就因為不同半導體公司之集成電路製程差異所導致。更先進的製程能夠產生外廓更小的封裝晶片。不過,相容晶片其觸點陣列之引腳位置與間距大多相同,以確保在製造時的互換性。插入式製具比壓紋式更具滿足製造所需之適應性。According to another invention, the opening of a set of tools can be directly molded on the surface of the substrate during the manufacturing process of the substrate to form a set of indented grooves on the substrate. However, the adaptability of the insert tool is stronger than that of the embossed type. For example, many compatible memory chips, such as one billion bit memory (DRAM) or flash memory (Flash), have different profiles. It is caused by the difference in the manufacturing process of different semiconductor companies. More advanced processes can produce smaller package wafers. However, compatible wafers have mostly identical pin locations and spacings for contact arrays to ensure interchangeability at the time of manufacture. Plug-in tools are more versatile than embossed.

圖4是說明本發明一個範例施行的橫截面圖,在電子裝配400封在盒蓋450和455中,用製具410來裝配一套元件402、404和406到基板420。製具410含開孔422、424和426,分別匹配元件402、404和406之外廓。開孔422、424和426是預製在特定位置,使元件402、404和406,以及作為互連層的異向性導電薄膜403、405和407,可以準確地置放在基板表面的對應導置圖型。製具410配置了一套校準標記412和414,配合在基板表面的參考標記413和415,用來讀製具410對準基板420。製具410對準基板420靠調整校準標記412和414與對應的參考標記413和415。元件402、 404和406,則可放置在開孔422、424和426。定位了的製具410能固定元件402、404和406準確地在基板表面相應的目標導置圖型。4 is a cross-sectional view illustrating an exemplary embodiment of the present invention in which an assembly 410 is used to assemble a set of components 402, 404, and 406 to a substrate 420 in an electronic assembly 400 enclosed in lids 450 and 455. Tool 410 includes openings 422, 424, and 426 that match the contours of elements 402, 404, and 406, respectively. The openings 422, 424, and 426 are prefabricated at specific locations such that the elements 402, 404, and 406, and the anisotropic conductive films 403, 405, and 407 as interconnect layers can be accurately placed on the substrate surface. Graphic type. The tool 410 is provided with a set of calibration marks 412 and 414 that are used to align the substrate 420 with reference marks 413 and 415 on the surface of the substrate. The tool 410 is aligned with the substrate 420 by adjusting the alignment marks 412 and 414 with corresponding reference marks 413 and 415. Element 402, 404 and 406 can then be placed in openings 422, 424 and 426. The positioned tool 410 can secure the components 402, 404, and 406 to accurately target the corresponding target profile on the substrate surface.

製具410厚度配合最低元件高度。盒蓋450和455之內壁,可模壓成一個高低型式,匹配備裝元件402、404和406高度變化。或者,一層導熱膜440和445可插入元件402、404和406與盒蓋450、455之間,如果導熱膜440和445夠厚,可當緩衡而壓緊有異向性導電薄膜作介面的元件。導熱膜440和445也可以將元件402、404和406所生之熱傳至蓋面。The tool 410 is sized to match the lowest component height. The inner walls of the lids 450 and 455 can be molded into a high and low profile that matches the height variations of the kit components 402, 404 and 406. Alternatively, a layer of thermally conductive films 440 and 445 can be interposed between the elements 402, 404 and 406 and the lids 450, 455. If the thermally conductive films 440 and 445 are thick enough, the anisotropic conductive film can be pressed as an interface. element. Thermally conductive films 440 and 445 can also transfer heat generated by elements 402, 404, and 406 to the cover.

各種方法可以用來使製具410對齊基板420。舉例來說,製具410可以機械式地對準基板420,採用一套安裝洞孔作為在製具410的機械校準標記,和一套安裝柱作為在基板420的機械參考標記,反之亦可:安裝柱在製具410,安裝洞孔在基板420。根據一些體現,當製具410對齊基板420後,對準了的製具410可用膏、膠、夾或螺釘而黏附於基板表面。最後裝置再密封在盒蓋450和455組成的盒箱裡。盒蓋450和455可包含一個或多個接觸孔420或接觸墊,以作外接使用或用於監測校準鏈接428的接觸狀況。Various methods can be used to align the implement 410 with the substrate 420. For example, the tool 410 can be mechanically aligned with the substrate 420, with a set of mounting holes as mechanical alignment marks on the tool 410, and a set of mounting posts as mechanical reference marks on the substrate 420, and vice versa: The mounting post is in the tooling 410, and the hole is mounted in the substrate 420. According to some embodiments, after the tool 410 is aligned with the substrate 420, the aligned tool 410 can be adhered to the substrate surface with a paste, glue, clip or screw. The final device is then sealed in a box of boxes 450 and 455. The lids 450 and 455 can include one or more contact holes 420 or contact pads for external use or for monitoring the contact condition of the calibration link 428.

圖4A中,頂蓋450的頂部剪口452和454配合聯結到底蓋455的底蓋剪口456和458,盒蓋450和455按壓在一起之後,可以壓緊電子裝配400。頂部剪口452、454和底部剪口456、456,可能是盒蓋450和455邊緣兩條平行細縫。如圖4A所示之剪口形狀只 為解說而用,不應被視為唯一可能的缺口形狀或唯一可行的密封方式。舉例來說,如果沒有剪口或匹配細縫來固定盒蓋450和455在一起,頂蓋450和底蓋455也可用超聲波焊接技術密封,或利用夾鉗密封。如圖4A所示之裝配技衛是適用於閃存卡(Flash),記憶卡(Memory Module)組裝,消費型電子產品組裝的不同實現。In FIG. 4A, the top cuts 452 and 454 of the top cover 450 are mated to the bottom cover cuts 456 and 458 of the bottom cover 455, and after the lids 450 and 455 are pressed together, the electronic assembly 400 can be pressed. The top cuts 452, 454 and the bottom cuts 456, 456 may be two parallel slits at the edges of the lids 450 and 455. The shape of the cutout shown in Figure 4A is only Used for explanation purposes, it should not be considered as the only possible notch shape or the only feasible sealing method. For example, if there are no cuts or matching slits to secure the lids 450 and 455 together, the top cover 450 and the bottom cover 455 can also be sealed by ultrasonic welding techniques or sealed with a clamp. The assembly technician shown in FIG. 4A is suitable for different implementations of flash memory card, memory module assembly, and consumer electronics assembly.

圖4B描繪製具410放在基板420上之頂視圖。本發明之另一項實現,是把互聯電路作在製具410,使製具410不僅當異向性導電薄膜介面元件之位置插座,而且還涵括電子裝配元件之互連電路。被動元件也可以預製,包含,或嵌入製具410中。圖4B說明在典型互連線路464和465,經466和導電整467,作為製具410嵌入式外部接入口。在製具410之互連線路464和465與在基板420之互連線路,透過製具410底下異向性導電薄膜層組成一套電子裝配的完整互聯電路。製具410可為單層製具或多層製具,由更多互連層組成,為高密度佈線和更好的信號完整性之需。FIG. 4B depicts a top view of the tooling 410 placed on the substrate 420. Another implementation of the present invention is to use an interconnect circuit in the tooling 410 such that the tool 410 not only serves as a location receptacle for the anisotropic conductive film interface component, but also includes an interconnect circuit for the electronic component. Passive components can also be prefabricated, contained, or embedded in the implement 410. 4B illustrates the embedded external access port as a tool 410 over typical interconnect lines 464 and 465, via 466 and conductive 467. In the interconnecting lines 464 and 465 of the tool 410 and the interconnecting lines on the substrate 420, a set of electronically assembled complete interconnect circuits are formed through the underlying anisotropic conductive film layer of the tool 410. The implement 410 can be a single layer or multi-layer tool, composed of more interconnect layers, for high density routing and better signal integrity.

一個電子裝配的校準鏈接可以結合製具作為校準鏈接的一部分,加入傳導校準標記和傳導通路到製具上。連接道些標記及通路到元件的校準標記和傳導通路上,以及在基板上相配的參考標記與傳導通路,而形成一個串列連續傳導路徑,以探測元件和製具對基板的位置和接觸狀況。校準鏈接的一個或多個端點可以從覆蓋外接入,而檢測校準鏈接的完整性。A calibration link for an electronic assembly can be combined with the tool as part of the calibration link to incorporate conductive calibration marks and conductive paths to the tool. The markings and passages are connected to the calibration marks and the conductive paths of the components, and the reference marks and conductive paths are matched on the substrate to form a series of continuous conduction paths for detecting the position and contact condition of the components and the tool to the substrate. One or more endpoints of the calibration link can access from outside the overlay to detect the integrity of the calibration link.

在裝配過程中,可使用下述各種技衛之一來將異向性導電薄 膜層連結到元件。舉例來說,異向性導電薄膜層,可以連接到一個封裝器件的表面,集成電路裸晶片,或元件裝置中預置的堆疊裝置。另外,在安裝元件前,預刻的異向性導電薄膜層,可以放入壓有或已附在基板表面製具開孔中。另一種示例,安置製具到基板前,異向性導電薄膜層先放在基板表面,而後該元件放在基板時即可用製具為指引。During the assembly process, one of the following various techniques can be used to make the anisotropic conductive thin The film layer is attached to the component. For example, an anisotropic conductive film layer can be attached to the surface of a packaged device, an integrated circuit bare wafer, or a stacked device preset in a component device. In addition, the pre-etched anisotropic conductive film layer may be placed in or formed in the opening of the substrate surface before mounting the component. In another example, the anisotropic conductive film layer is placed on the surface of the substrate before the substrate is placed on the substrate, and then the device can be guided by the tool when the component is placed on the substrate.

當異向性導電粘劑用在製造過程中,薄層的異向性導電粘劑是滴塗或刷印在基板表面。不使用製具,元件直接對準而置放在基板表面的導置圖型上。一個板塊或蓋子可以用來固定對準的元件,而後固化和熱壓過程使元件安全地附於基板上。When an anisotropic conductive adhesive is used in the manufacturing process, a thin layer of an anisotropic conductive adhesive is dispensed or brushed onto the surface of the substrate. Without the tool, the components are placed directly on the conductive pattern on the substrate surface. A plate or cover can be used to secure the aligned components, while a post-cure and hot press process secures the components to the substrate.

在本發明的另一實際體現中,異向性導電薄膜及異向性導電粘劑複合技術可用於電子裝配,其中異向性導電粘劑是用來聯結製具至基板,而異向性導電薄膜是用來作為元件的互連層。一個使用異向性導電薄膜作為互連層的元件,具有良好的接觸。也可以輕易卸離基板表面而一再使用。In another practical embodiment of the present invention, an anisotropic conductive film and an anisotropic conductive adhesive compounding technique can be used for electronic assembly, wherein an anisotropic conductive adhesive is used to bond the device to the substrate, and the anisotropic conductive A film is an interconnect layer used as an element. An element that uses an anisotropic conductive film as an interconnect layer has good contact. It can also be easily removed from the surface of the substrate and used again and again.

在本發明各個示範組體中,電子裝配可以使用兩個或兩個以上的製具,使組裝和重修過程更容易。例如,第一個製具可用以調整而固定第一組元件,第二個製具可用以調整而固定第二組元件(如其餘元件)。有些示範組體,其電子裝配含元件在基板兩面。如此組體,一個或多個製具可以用來調整而固定元件到基板的第一面上,而一個或更多的製具可以用來調整和而固定元件到基板 的第二面上。多種製具適用於一個大型電子裝配,用來對付製具和基板的之間可能的熱膨脹偏差,以方便重修。In the various exemplary assemblies of the present invention, electronic assembly can use two or more implements to make the assembly and rework process easier. For example, the first tool can be used to adjust and fix the first set of components, and the second tool can be used to adjust and fix the second set of components (such as the remaining components). In some demonstration groups, the electronic assembly contains components on both sides of the substrate. With such a group, one or more implements can be used to adjust and secure the component to the first side of the substrate, and one or more of the implements can be used to adjust and secure the component to the substrate On the second side. A variety of tools are available for a large electronic assembly to counteract possible thermal expansion deviations between the tool and the substrate for easy rework.

圖5描繪本發明的一個範例裝置,如內存記憶體模組(Memory Module)或是附加卡(Add-on boards),其製具510附在基板520上,以固定異向性導電薄膜的介面元件501、502、503、504、505和506,而其電子裝配500有保護外盒,如一雙盒般560和570。此發明具體實施例中,製具510可刻壓在基板表面,成為基板的眾多刻壓開孔,或在裝配過程中,將製具510搭配到基板520上。保護外盒,舉例來說,可能是一個散熱器,是由兩個相同的盒殼560和570,以及兩個相同的夾扣561和562而組成。沿盒殼560和570長邊,有陽槽563和573和彎成與盒殼560和570內表面成直角的陰槽564和574。在另一種應用中,夾扣561和562,陽槽563和573,陰槽564和574不需相同。Figure 5 depicts an exemplary device of the present invention, such as a memory module or add-on boards, with a device 510 attached to the substrate 520 to secure the interface of the anisotropic conductive film. Elements 501, 502, 503, 504, 505, and 506, and its electronic assembly 500 has a protective outer casing, such as a double box 560 and 570. In a particular embodiment of the invention, the tool 510 can be stamped onto the surface of the substrate to form a plurality of indented openings in the substrate, or the tool 510 can be mated to the substrate 520 during assembly. The protective outer casing, for example, may be a heat sink consisting of two identical casings 560 and 570, and two identical clamps 561 and 562. Along the long sides of the casings 560 and 570, there are male grooves 563 and 573 and female grooves 564 and 574 which are bent at right angles to the inner surfaces of the casings 560 and 570. In another application, the clips 561 and 562, the male slots 563 and 573, and the female slots 564 and 574 need not be identical.

在裝配時,製具510對準並附活基板520後,元件501、502、503、504、505及506可放置於製具510開口511、512、513、514、515及516。而後,包含製具510及元件501、502、503、504、505及506的組裝基板,置放於在一盒殼(如560)之內面。將第二夾蓋(如570)旋轉180度,使其陽性剪口573與陰性剪口574,能植入第二盒殼560的之陰性剪口564與陽性剪口563。開合兩個盒般560和570,可以讓組裝基板夾在夾蓋560和570兩內壁之間。將夾扣561和562裝至封閉盒殼560和570的頂緣,異向性導電 薄膜元件501、502、503、504、505及506,可穩固於電子組裝500的製具開口511、512、513、514、515和516。導熱膜565和575,可附於盒殼560和570的內壁。導熱膜565和575的彈性,能迫使元件與基板520的接觸良好。導熱膜565和575,可以適應基板520上諸元件501,502,503,504,505和506之間小量高度變化。在封閉的裝配中基板520上異向性導電薄膜互聯元件501、502、503、504、505和506,其接觸完整度可由一個或多個校準鏈接監測,再鏈接到串聯元件,而其接入點取自盒殼560或570表面,亦或連接到一個外部介面530或外露的基板表面。At the time of assembly, after the tool 510 is aligned and the substrate 520 is attached, the elements 501, 502, 503, 504, 505, and 506 can be placed in the openings 511, 512, 513, 514, 515, and 516 of the tool 510. The assembled substrate including the tool 510 and the components 501, 502, 503, 504, 505, and 506 is then placed on the inner surface of a casing (e.g., 560). The second cap (e.g., 570) is rotated 180 degrees to have a positive cut 573 and a negative cut 574 that can be implanted into the negative cut 564 and the positive cut 563 of the second case 560. Opening and closing the two boxes 560 and 570 allows the assembled substrate to be sandwiched between the inner walls of the caps 560 and 570. The clips 561 and 562 are attached to the top edges of the closed casings 560 and 570, and anisotropically conductive The film elements 501, 502, 503, 504, 505, and 506 can be secured to the tool openings 511, 512, 513, 514, 515, and 516 of the electronic assembly 500. The heat conductive films 565 and 575 are attached to the inner walls of the casings 560 and 570. The elasticity of the thermally conductive films 565 and 575 can force the components to make good contact with the substrate 520. The thermally conductive films 565 and 575 can accommodate small variations in height between the elements 501, 502, 503, 504, 505 and 506 on the substrate 520. The anisotropic conductive thin film interconnecting elements 501, 502, 503, 504, 505, and 506 on the substrate 520 in a closed assembly whose contact integrity can be monitored by one or more calibration links, linked to the serial components, and accessed The dots are taken from the surface of the casing 560 or 570, or connected to an external interface 530 or an exposed substrate surface.

圖6描繪一個由類似於圖5之基件組成的範例內存記憶體模組(Memory Module)600其頂視圖。內存記憶體模組600坐落在盒殼630之內。盒殼630可作為內存記憶模組600其組裝元件的一種保護裝置,元件留置裝置和散熱裝置。在範圖中,內存記憶體模組600包含印刷電路基板620的製具610。一個或多個製具610可附在印刷電路板基板620的表面,以支援單面或兩雙面印刷電路板之組裝。記憶體元件或裝置601、602、603、604和605及附屬邏輯裝置606,如時鐘晶片,存取器晶片,暫存晶片,還是一個整合這些邏輯功能,使用電路板基板620上的異向性導電薄膜作為一種互連層,然後放置在製具610開口611、612、613、614、615和616各處,而由一套盒殼630箱匣留置,盒殼630頂邊則以夾扣632和634夾緊。夾扣632和634的設置,乃為配合630而 將記憶體元件緊密地放置於盒殼630之內。雖然只顯示了一個支援一個附屬邏輯裝置606,內存記憶體模組可能包括一個以上的附屬邏輯裝置。在範例實現中,記憶體元件可包含動態隨機存取存儲器(DRAM),靜態隨機存取存儲器(SRAM),閃存裝置(Flash),可用電子來清除可編程存儲器,可編程邏輯裝置,磁性記憶裝置或以上之任何組合。Figure 6 depicts a top view of an exemplary memory module 600 comprised of a base member similar to that of Figure 5. The memory memory module 600 is located within the casing 630. The casing 630 can be used as a protection device for the components of the memory module 600, the component retention device and the heat dissipation device. In the diagram, the memory memory module 600 includes a tool 610 of a printed circuit board 620. One or more implements 610 can be attached to the surface of the printed circuit board substrate 620 to support assembly of single or double sided printed circuit boards. Memory elements or devices 601, 602, 603, 604, and 605 and ancillary logic devices 606, such as clock chips, accessor chips, scratchpad wafers, or an integrated logic function, using anisotropy on circuit board substrate 620 The conductive film is used as an interconnect layer and then placed around the openings 611, 612, 613, 614, 615 and 616 of the implement 610, and is retained by a set of boxes 630, and the top edge of the case 630 is clipped 632. And 634 clamped. The settings of the clips 632 and 634 are for the 630 The memory component is placed tightly within the casing 630. Although only one support for an attached logical device 606 is shown, the memory memory module may include more than one secondary logical device. In an example implementation, the memory component can include dynamic random access memory (DRAM), static random access memory (SRAM), flash memory (Flash), electronically programmable memory, programmable logic device, magnetic memory device Or any combination of the above.

在示範插圖中,校準鏈接625連結存儲元件以及輔助邏輯器,來檢查在內存記憶體模組600上的校準鏈接625其元件和邏輯器件的接觸完整度。一個示例中,校準鏈接625,其一端626接地,另一端627可從基板表面接入。端點627在外部介面區的630(即gold finger金手指)可進一步連結針腳628,可在內存記憶體模組600插入母板插座後,直接讓母板或主機板接入。另一種示例,校準鏈接625的兩端626和627,可連接到在內存記憶體模組600外部介面區630的引腳而到達主機板,或是再連接再到其他在主機板上的校準鏈接。傳感元件,如鎖存器,可以沿校準鏈接附加到元件上,來監測校準鏈接的完整性。校準鏈接625在內存記憶體模組600使用異向性導電薄膜作為元件互連層時,是一個可選用的特點。In the exemplary illustration, calibration link 625 links the storage elements and the auxiliary logic to check the contact integrity of the components and logic of calibration link 625 on memory memory module 600. In one example, calibration link 625 has one end 626 grounded and the other end 627 accessible from the substrate surface. The end point 627 can further connect the pin 628 in the external interface area 630 (ie, the gold finger gold finger), and the mother board or the motherboard can be directly accessed after the memory memory module 600 is inserted into the motherboard socket. As another example, both ends 626 and 627 of the calibration link 625 can be connected to the pins of the external interface area 630 of the memory memory module 600 to reach the motherboard, or reconnected to other calibration links on the motherboard. . Sensing elements, such as latches, can be attached to the component along a calibration link to monitor the integrity of the calibration link. The calibration link 625 is an optional feature when the memory memory module 600 uses an anisotropic conductive film as the component interconnect layer.

圖7描述組裝一個典型電子裝配到箱盒內的方法之流程圖。此電子裝配類似圖4A中簡化了的裝置400。舉例而言,在示例流程圖中,基板表面刻有凹槽以導引元件安裝,而不再用製具。此 外,異向性導電薄膜層是壓合在元件表面,而非用一個單獨的異向性導電薄膜層放在元件和基板之間。基板表面的刻槽,其精確度能匹配印刷線路板製造過程,在釐吋之間;釐吋是千分之一英寸。另外圖7所示,只有基板一面裝有元件,雖然基板的雙面都可以安裝元件。為提高製造質量和產能,裝配製具可用於表面貼裝設備(SMT),以方便同時組裝多個電子裝配。Figure 7 depicts a flow chart of a method of assembling a typical electronic assembly into a box. This electronic assembly is similar to the simplified device 400 of Figure 4A. For example, in the example flow chart, the surface of the substrate is engraved with grooves to guide the component mounting without the use of a tool. this In addition, the anisotropic conductive film layer is laminated to the surface of the element instead of being placed between the element and the substrate with a separate layer of anisotropic conductive film. The groove on the surface of the substrate is accurate to match the manufacturing process of the printed circuit board between centromeres; centistoke is one thousandth of an inch. In addition, as shown in Fig. 7, only one side of the substrate is provided with components, although components can be mounted on both sides of the substrate. To improve manufacturing quality and productivity, assembly tools can be used in surface mount equipment (SMT) to facilitate the simultaneous assembly of multiple electronic assemblies.

圖7始於步驟710其間安放盒蓋(如底蓋)在組裝製具上。應當指出的是,圖7只討論一個電子裝配,如果有一個以上的電子裝配是在並行組裝,同樣的程式是可以多次重覆的。Figure 7 begins with step 710 during which a lid (e.g., a bottom cover) is placed over the assembly tool. It should be noted that Figure 7 only discusses an electronic assembly. If more than one electronic assembly is assembled in parallel, the same program can be repeated multiple times.

當底蓋放在一個裝配製具後,步驟720可以在底蓋加放導熱膜。導熱膜是一個可選的材料明細表,取決於最後電子裝配所產生的熱量和所需的機械支持。在步驟730,有刻槽的基板放在包括選用導熱膜的底蓋上。然後視步驟740之裝配方法,異向性導電粘劑面元件可以按步驟750以手工插入刻紋開口,或按步驟755來使用安裝設備來安裝。元件貼裝之後,在步驟760熱膜或彈性層則可放在組裝基板,以改善散熱和加壓於異向性導電粘劑面元件,在步驟770放置頂蓋而暫時封蓋組裝後,與基板接觸良好。或者,導熱膜和彈性材料也可預先壓覆在夾蓋內面,以省卻裝配方法之步驟720和760。After the bottom cover is placed on an assembly tool, step 720 can apply a thermally conductive film to the bottom cover. The thermally conductive film is an optional bill of materials, depending on the heat generated by the final electronics assembly and the required mechanical support. At step 730, the slotted substrate is placed over a bottom cover that includes a thermally conductive film. The anisotropic conductive adhesive face member can then be manually inserted into the scored opening in step 750, or in step 755 using the mounting apparatus, depending on the assembly method of step 740. After the component is mounted, the thermal film or the elastic layer may be placed on the assembled substrate in step 760 to improve heat dissipation and pressurization on the anisotropic conductive adhesive surface member. After the top cover is placed in step 770 and temporarily capped and assembled, The substrate is in good contact. Alternatively, the thermally conductive film and the elastomeric material may also be pre-embossed on the inside of the lid to eliminate steps 720 and 760 of the assembly method.

當頂蓋到位後可暫時蓋住電子裝配時,依照步驟780進行測試,以確定裝配是否組裝妥當。如果在步驟785確定為組裝不當, 然後是按步驟790進行重修,以除下頂蓋和診斷錯位的元件或接觸不良的元件來解決問題。再回到步驟780重放頂蓋,重測裝配。如果裝配通過測試,那麼該箱盒即可安全密封,譬如用超聲波焊接密封頂蓋和底蓋,形成電子裝配。When the top cover is in place to temporarily cover the electronic assembly, a test is performed in accordance with step 780 to determine if the assembly is properly assembled. If it is determined in step 785 that it is improperly assembled, This is followed by a rework in step 790 to remove the top cover and diagnose misaligned components or poorly contacted components to solve the problem. Returning to step 780, the top cover is replayed and the assembly is retested. If the assembly passes the test, the box can be safely sealed, such as by ultrasonic welding to seal the top and bottom covers to form an electronic assembly.

圖8是一個流程圖,描寫的是一種典型方法,其使用異向性導電粘劑和異向性導電薄膜複合技術來組裝電子裝配,其中異向性導電粘劑是用來聯結製具(即組成製具)到基板表面,而異向性導電薄膜是用來作為一種元件和基板之間互連層,使該元件可以隨時插入或卸離基板表面,而不使用傳統裝置的焊錫膏。基板經由異向性導電薄膜層,電子耦合或連接各元件,並經由異向性導電粘劑層到元件製具。串列校準鏈接可以嵌入在裝置中以監測元件位置和接觸的完整度。類似圖7的例示,一些電子裝配可在取放式表面貼裝設備下並行組裝。為簡化描述,圖8的方法只討論了其中一種電子裝配。Figure 8 is a flow chart depicting a typical method for assembling an electronic assembly using an anisotropic conductive adhesive and an anisotropic conductive film composite technique, wherein the anisotropic conductive adhesive is used to bond the tool (i. The composition is made to the surface of the substrate, and the anisotropic conductive film is used as an interconnection layer between the element and the substrate, so that the element can be inserted or detached from the surface of the substrate at any time without using the solder paste of the conventional device. The substrate is electronically coupled or connected to each other via an anisotropic conductive film layer and passed through the anisotropic conductive adhesive layer to the component tool. A tandem calibration link can be embedded in the device to monitor component position and contact integrity. Similar to the illustration of Figure 7, some electronic assemblies can be assembled in parallel under a pick-and-place surface mount device. To simplify the description, the method of Figure 8 only discusses one of the electronic assemblies.

在開始裝配時,異向性導電粘劑層是滴塗或刷印在基板表面上,其粘膏圖型,特為在步驟810置放元件製具而設。傳導線路可以製作在元件製具上,而成為電子裝配互連電路的一部分。At the beginning of assembly, the anisotropic conductive adhesive layer is dispensed or brushed onto the surface of the substrate, and its paste pattern is specifically provided for placing the component tool in step 810. Conductive lines can be fabricated on component devices and become part of the electronics assembly interconnect circuit.

步驟820中將元件製具校準並放置在基板表面,其上滴塗了一層異向性導電粘劑。此異向性導電粘劑應該夠厚到能約束元件製具穩妥基板表面上,來放置一套路線,可以是光學或電子的,以標記著針對製具的一套指標參考標記物。另外,也可用一雙機 械結構來機械式地調整製具至基板表面,例如製具上的安裝洞孔和基板上的安裝柱,或反之亦然。In step 820, the component tool is calibrated and placed on the surface of the substrate, onto which a layer of anisotropic conductive adhesive is applied. The anisotropic conductive adhesive should be thick enough to constrain the component to a secure substrate surface to place a set of routes, either optically or electronically, to mark a set of index reference markers for the tool. In addition, a pair of machines can also be used. The mechanical structure mechanically adjusts the tool to the surface of the substrate, such as mounting holes in the tooling and mounting posts on the substrate, or vice versa.

在步驟830中,進行異向性導電粘劑的熱壓和固化,使製具附上基板。異向性導電粘劑的熱壓和固化,也形成了在擠壓方向的異向性導電(亦即從製具到基板)。In step 830, hot pressing and curing of the anisotropic conductive adhesive is performed to attach the substrate to the device. The hot pressing and curing of the anisotropic conductive adhesive also forms anisotropic conduction in the extrusion direction (i.e., from the tool to the substrate).

在步驟840中進行測試,以確定製具是否妥善裝置在基板上。如果製具並非正確裝配,在步驟845時,決定製具需要廢棄或修改,此乃根據基板或製具是否具有相當價值,或修改是多麼地複雜。如果乾固的製具通過測試(即它是準確安裝在基板上),則異向性導電薄膜層和元件就留在元件製具的目標開孔處,直到所有元件在步驟850都放置好了。A test is performed in step 840 to determine if the tool is properly mounted on the substrate. If the tool is not properly assembled, at step 845, it is determined whether the tool needs to be discarded or modified, depending on whether the substrate or tool has considerable value, or how complex the modification is. If the dry tool passes the test (ie, it is accurately mounted on the substrate), the anisotropic conductive film layers and components remain at the target opening of the component tool until all components are placed in step 850. .

製具的開孔不僅讓元件準確地固定在基板上,而且還確保元件包裝上的觸點陣列與製作在基板上元件目標導置圖型保持接觸,如果元件從上適當施壓。製具開孔之大小應配合元件的外廓,但仍允許元件輕易裝入和取出。異向性導電薄膜層適合元件在基板柵格陣列(Land grid array,LGA)封裝,除了裸露的觸點陣列外,沒有焊錫球附在包裝上。The opening of the tool not only allows the component to be accurately attached to the substrate, but also ensures that the array of contacts on the component package remains in contact with the component target pattern formed on the substrate if the component is properly pressed from above. The size of the opening of the tool should match the outline of the component, but still allow the component to be easily loaded and unloaded. The anisotropic conductive film layer is suitable for components in a Land Grid Array (LGA) package, with no solder balls attached to the package except for the exposed contact array.

在元件安置在以異向性導電粘劑作為互連層的製具開孔後,於步驟860中將內面有一層彈性材料(如導熱膜)的蓋子,蓋在裝置上,使元件固定在製具孔位。在步驟870進行測試,檢查如果元件是否組裝妥當。如果測試失敗,則在步驟885取下上蓋, 使錯位元件歸位,或更換壞的異向性導電薄膜或損壞的異向性導電薄膜層元件。重複程式(即步驟860至885)直到在步驟880測試通過。屆時,步驟890將有頂蓋和底蓋的電子裝配,於以夾住、修剪、緊扣或密封,而安全地容納所有元件在電子裝配內。After the component is placed in the opening of the device with the anisotropic conductive adhesive as the interconnect layer, in step 860, a cover having an elastic material (such as a heat conductive film) on the inner surface is placed on the device to fix the component. The hole is made. A test is performed at step 870 to check if the component is properly assembled. If the test fails, remove the top cover at step 885. The misplaced element is homed, or a bad anisotropic conductive film or a damaged anisotropic conductive film layer element is replaced. The program is repeated (ie, steps 860 through 885) until the test passes at step 880. At that time, step 890 will have an electronic assembly of the top and bottom covers to clamp, trim, snap or seal to safely accommodate all of the components within the electronics assembly.

如果基板雙面都要置放元件,那麼可在步驟880測試合格後,再將單面已組裝的基板與其底蓋翻置,然後重覆步驟810至880,以安裝第二組的製具、異向性導電薄膜層和元件到第二基板表面,頂到第二面元件裝配完全也測試合格為止。If the component is to be placed on both sides of the substrate, then after the test in step 880 is passed, the single-sided assembled substrate and its bottom cover are turned over, and then steps 810 to 880 are repeated to install the second set of tools, The anisotropic conductive film layer and the component are applied to the surface of the second substrate, and the top-to-second surface component assembly is also fully tested.

在本發明的另一項表現,還可以用第二個基板來便利組裝電子裝配中雙面元件組裝。基板組裝測試通過後,第一組裝好的基板和第二組裝好的基板可背對背調置,中間用異向性導電薄膜,而做成雙面電子裝配。如果第一和第二基板之間不需導電,那麼導熱膜、熱膏或熱膠也可用來代替異向性導電薄膜。In another manifestation of the invention, a second substrate can also be used to facilitate assembly of the double-sided component in an electronic assembly. After the substrate assembly test is passed, the first assembled substrate and the second assembled substrate can be placed back to back, and an anisotropic conductive film is used in the middle to make a double-sided electronic assembly. If no electrical conduction is required between the first and second substrates, a thermally conductive film, a hot paste or a hot glue may be used instead of the anisotropic conductive film.

在本發明的各個具體實施例中,多個製具,多個異向性導電簿膜,以及多個可堆疊成一個三維(3D)結構來提高由可裝卸元件組成的電子裝配其集成密度,其可卸元件。介面上可壓貼一個單獨的異向性導電薄膜層,或在元件和其下基板之介面,安插一個單獨的異向性導電薄膜層。結合異向性導電薄膜層、製具,在製具開孔處壓貼有異向性導電薄膜或為介面的元件,以及基板而組成的一個基本構建基件,即基本的簿膜製具基板組合式的架構,用以構築一個堆疊電子裝配,如圖9所示。異向性導電薄膜 層915、925和935可用導熱膜取代,如果在堆疊裝置中,薄膜製具基板組基本積件與其他薄膜製具基板組沒有導電介面。在一些示現中,此堆疊裝置可以進一步封裝且密封於一箱盒中。In various embodiments of the present invention, a plurality of implements, a plurality of anisotropic conductive film, and a plurality of stackable three-dimensional (3D) structures to increase the integration density of the electronic assembly composed of the removable components, Its detachable components. A separate layer of anisotropic conductive film may be pressed on the interface, or a separate anisotropic conductive film layer may be interposed between the component and the interface of the lower substrate thereof. In combination with an anisotropic conductive film layer and a tool, a basic building member composed of an anisotropic conductive film or an interface element and a substrate at the opening of the device, that is, a basic film substrate A modular architecture to build a stacked electronic assembly, as shown in Figure 9. Anisotropic conductive film Layers 915, 925, and 935 may be replaced with a thermally conductive film, if in a stacked device, the thin film substrate substrate assembly has no conductive interface with other film fabrication substrate groups. In some demonstrations, the stacking device can be further packaged and sealed in a box.

圖9的示範組體,是一個由三組疊層薄膜/製具/基板組(MFS)910、920和930連串而成的裝置,其中:912、922和932是基板,而911、921和931是製具。在此組體中,疊層薄膜/製具/基板組是背靠背,不留空隙的,所以元件(913a、913b、923a、923b和933a、933b)到異向性導電薄膜層或導熱膜,也不需要留有空隙。圖9中所示的空隙,只是為能更清楚地區別各組成和其相開構件。一套安裝洞孔和安裝柱,可用於校準和聯結多疊薄膜/製具/基板組。The exemplary assembly of Figure 9 is a series of three layers of laminated film / implement / substrate set (MFS) 910, 920 and 930, wherein: 912, 922 and 932 are substrates, while 911, 921 And 931 is a tool. In this group, the laminated film/former/substrate group is back-to-back, leaving no gaps, so the components (913a, 913b, 923a, 923b, and 933a, 933b) are transferred to the anisotropic conductive film layer or the heat conductive film. There is no need to leave a gap. The voids shown in Figure 9 are only to more clearly distinguish the components and their discrete members. A set of mounting holes and mounting posts for calibrating and joining multiple stacks of film/forms/substrate sets.

每個薄膜/製具/基板組(Membrane--fixture-Substrate,MFS),在頂部的異向性導電薄膜層可以充當在其上相鄰的薄膜/製具/基板組〔MFS)之互連層。為方便相鄰薄膜/製具/基板組(MFS)之互連,本發明的各種實現中,一套由導電通路或連接線路組成的互連單元(941、943),可預製為晶片或平面構件,以插入製具開口而連接一個薄膜/製具/基板組(MFS)到其相鄰的薄膜/夾具/基板組(MFS)。互連元件通過異向性導電簿膜層,作為連接在兩個相鄰薄膜/製具/基板組(MFS)其基板的連接器。互連單元可以取代昂貴的機械式連接器(例如Mictor連接器),以及出現於電子裝配的軟式電路。另外還有一個優點,就是異向性導電薄膜層 可作為互連單元。互連單元在製具中的數目和位置可以自由選擇,並無固定機械式連接器或軟式電路所遇到的大小或位置的限制。由於基板雙面,皆可製作電路,以提高佈線密度,互連單元通過異向性導電薄膜層,提供了相鄰兩基板之間所需的互連通路。電子裝配中之被動元件可以嵌入製具中,或嵌入互連單元中,或焊裝於薄膜/製具/基板組(MFS)的基板表面。或者,導電通路942與其元件中上下貫通的校準標記,可以通過異向性導電薄膜層,置放在多重薄膜/製具/基板組(MFS)。同樣,傳導通路944與其基板中上下貫通的參考標記,也可以作為相鄰薄膜/夾具/基板組(MFS)連接之用。Membrane--fixture-substrate (MFS), the top anisotropic conductive film layer can act as an interconnect on the adjacent film/forms/substrate group (MFS) Floor. To facilitate interconnection of adjacent films/forms/substrate groups (MFS), in various implementations of the invention, a set of interconnecting cells (941, 943) consisting of conductive vias or connecting lines can be prefabricated as wafers or planes. The member is connected to a film/manufacture/substrate group (MFS) to its adjacent film/clamp/substrate group (MFS) by inserting a tool opening. The interconnect element passes through the anisotropic conductive film layer as a connector that connects the substrates of two adjacent film/article/substrate groups (MFS). Interconnect units can replace expensive mechanical connectors (such as Mictor connectors) as well as flexible circuits that appear in electronic assemblies. Another advantage is the anisotropic conductive film layer. Can be used as an interconnection unit. The number and location of interconnecting units in the tooling can be freely chosen without the limitations of the size or position encountered by fixed mechanical connectors or flexible circuits. Since the substrate is double-sided, circuits can be fabricated to increase the wiring density, and the interconnect unit provides an interconnection path between adjacent substrates through the anisotropic conductive film layer. The passive components in the electronics assembly can be embedded in the fixture, embedded in the interconnect unit, or soldered to the substrate surface of the film/former/substrate assembly (MFS). Alternatively, the conductive vias 942 and the alignment marks penetrating up and down in the elements thereof may be placed in a multiple film/apparatus/substrate group (MFS) through the anisotropic conductive film layer. Similarly, the conductive vias 944 and their reference marks in the substrate can also be used as an adjacent film/clamp/substrate group (MFS) connection.

以校準鏈接來診斷結構的複雜度、如疊層薄膜/製具/基板組(MFS)之類的電子裝配其元件定位及接觸狀況是很有用的。校準鏈接就簡單的電子裝配而言,則屬於有選擇的特性,因為功能測試可能即夠認定有異向性導電薄膜的元件是否安裝正確。但就複雜的電子裝配而言,用一種有效率的方式來識別故障區,是降低測試、挑錯或重做等費用的重要因素。校準鏈接是對由大量可拆元件或多重薄膜/製具/基板組(MFS)構成的複雜電子裝配一個解決方案。一個校準鏈接,它由連結一組元件的導電校準標記及在基板上配套導電參考標記而成串列導電通路,是可以有效地檢測出裝置中其諸元件安裝的完整度。多重校準鏈接可將一個複雜的電子裝配的元件分隔成許多小組,其內小段校準鏈接分別附有接 入點用以檢測異向性導電薄膜介面元件之定位及接觸狀況,而元件則被隔離在該電子裝配之一小區域內。It is useful to use calibration links to diagnose structural complexity, such as laminated film/manufacture/substrate group (MFS), for component placement and contact conditions. The calibration link is a selective feature for simple electronic assembly, as the functional test may be able to determine if the component with the anisotropic conductive film is properly installed. However, in the case of complex electronic assembly, identifying the fault zone in an efficient manner is an important factor in reducing the cost of testing, picking errors or redoing. The calibration link is a solution for complex electronics assembly consisting of a large number of detachable components or multiple film/manufacture/substrate groups (MFS). A calibration link consists of a conductive alignment mark that connects a group of components and a conductive reference mark on the substrate to form a series of conductive paths, which can effectively detect the integrity of the components installed in the device. Multiple calibration links separate a complex electronic assembly component into a number of groups, with small calibration links attached The entry point is used to detect the positioning and contact condition of the anisotropic conductive film interface component, and the component is isolated in a small area of the electronic assembly.

本發明已參照各個範例組具體而述。不背離本發明之廣義而作各種修改,或演化成其他組體,這對嫻熟此藝之士而言,是顯而易見的。舉例而言,有些電子裝配可能包含一個或多個校準鏈接,以及一個或多個製具,在各式外殼或封箱之內,可進一步由多層互聯而構成。因而此類及其他依照範例組體而成的變化,亦為本發明所涵蓋。The invention has been described in detail with reference to various example groups. It will be apparent to those skilled in the art that various modifications may be made without departing from the broad scope of the invention, or in the form of other compositions. For example, some electronic assemblies may include one or more calibration links, and one or more of the implements may be further constructed of multiple layers within various housings or enclosures. Thus, variations of such and other examples are also encompassed by the present invention.

100‧‧‧元件100‧‧‧ components

110‧‧‧校準標記110‧‧‧ calibration mark

111‧‧‧接觸區域111‧‧‧Contact area

115‧‧‧傳導通路115‧‧‧Transmission pathway

120‧‧‧校準標記120‧‧‧ calibration mark

125‧‧‧傳導通路125‧‧‧Transmission pathway

130‧‧‧校準標記130‧‧‧ calibration mark

140‧‧‧異向性導電薄膜層140‧‧‧ anisotropic conductive film layer

145‧‧‧基板表面145‧‧‧ substrate surface

150‧‧‧基板150‧‧‧Substrate

160、170、180‧‧‧參考標記160, 170, 180‧‧‧ reference mark

200‧‧‧電子裝配200‧‧‧Electronic assembly

210、202‧‧‧校準標記210, 202‧‧‧ calibration mark

203、204‧‧‧傳導通路203, 204‧‧‧ conduction path

205、206‧‧‧底部觸點205, 206‧‧‧ bottom contact

207‧‧‧傳導通路207‧‧‧Transmission pathway

208‧‧‧元件頂面208‧‧‧Top surface of components

210、220‧‧‧元件210, 220‧‧‧ components

215、216‧‧‧間接校準鏈接標記215, 216‧‧‧ indirect calibration link mark

217‧‧‧傳導通路217‧‧‧Transmission pathway

230、240‧‧‧異向性導電薄膜層230, 240‧‧‧ anisotropic conductive film layer

231、233、234、236、237、239‧‧‧參考標記231, 233, 234, 236, 237, 239 ‧ ‧ reference marks

232、235、238‧‧‧傳導通路232, 235, 238‧‧ ‧ conduction path

242‧‧‧基板表面242‧‧‧ substrate surface

245‧‧‧校準鏈接245‧‧‧calibration link

250‧‧‧基板250‧‧‧Substrate

300‧‧‧電子裝配300‧‧‧Electronic assembly

302、304、306‧‧‧元件302, 304, 306‧‧‧ components

308、310、312‧‧‧異向性導電薄膜層308, 310, 312‧‧‧ anisotropic conductive film layer

314‧‧‧基板314‧‧‧Substrate

316、318‧‧‧盒蓋316, 318‧‧‧ lid

320、322‧‧‧開孔320, 322‧‧‧ openings

324、328‧‧‧校準鏈結324, 328‧‧ ‧ calibration links

326‧‧‧觸點326‧‧‧Contacts

330‧‧‧內表面330‧‧‧ inner surface

400‧‧‧電子裝配400‧‧‧Electronic assembly

402、404、406‧‧‧元件402, 404, 406‧‧‧ components

403、405、407‧‧‧異向性導電薄膜403, 405, 407‧‧‧ anisotropic conductive film

410‧‧‧製具410‧‧‧Tools

412、414‧‧‧校準標記412, 414‧‧‧ calibration mark

413、415‧‧‧參考標記413, 415‧‧‧ reference mark

420‧‧‧基板420‧‧‧Substrate

422、424、426‧‧‧開孔422, 424, 426‧‧ holes

428‧‧‧校準鏈接428‧‧‧ Calibration link

440、445‧‧‧導熱膜440, 445‧‧‧ Thermal film

450、455‧‧‧盒蓋450, 455‧‧‧ lid

456、458‧‧‧底蓋剪口456, 458‧‧‧ bottom cover cut

464、465‧‧‧典型互連線路464, 465‧‧‧ Typical interconnections

466、467‧‧‧導電整466, 467‧‧‧ Conductive

500‧‧‧電子裝配500‧‧‧Electronic assembly

501、502、503、504、505、506‧‧‧元件501, 502, 503, 504, 505, 506‧‧‧ components

510‧‧‧製具510‧‧‧Tools

511、512、513、514、515、516‧‧‧製具開口511, 512, 513, 514, 515, 516‧‧

520‧‧‧基板520‧‧‧Substrate

530‧‧‧外部介面530‧‧‧ external interface

560、570‧‧‧保護外盒560, 570‧‧‧protection box

561、562‧‧‧夾扣561, 562‧‧‧ clips

563、573‧‧‧陽槽563, 573‧‧‧ positive slot

564、574‧‧‧陰槽564, 574‧‧‧

565、575‧‧‧導熱膜565, 575‧‧‧ Thermal film

600‧‧‧記憶體模組600‧‧‧ memory module

601、602、603、604、605‧‧‧記憶體元件或裝置601, 602, 603, 604, 605‧‧‧ memory components or devices

606‧‧‧附屬邏輯裝置606‧‧‧Subsidiary logic device

610‧‧‧製具610‧‧‧Tools

611、612、613、614、615、616‧‧‧開口611, 612, 613, 614, 615, 616‧‧

620‧‧‧印刷電路基板620‧‧‧Printed circuit board

625‧‧‧校準鏈接625‧‧‧calibration link

626‧‧‧接地端點626‧‧‧ Grounding Endpoint

627‧‧‧端點627‧‧‧Endpoint

628‧‧‧針腳628‧‧‧ stitches

630‧‧‧外部介面區630‧‧‧External interface area

632、634‧‧‧夾扣632, 634‧‧‧ clips

910、920、930‧‧‧疊層薄膜製具基板組910, 920, 930‧‧‧ laminated film manufacturing substrate set

912、922、923‧‧‧基板912, 922, 923‧‧‧ substrates

913a、913b、923a、923b、933a、933b‧‧‧元件913a, 913b, 923a, 923b, 933a, 933b‧‧‧ components

915、925、935‧‧‧異向性導電薄膜層915, 925, 935‧‧‧ anisotropic conductive film layer

942、944‧‧‧導電通路942, 944‧‧‧ conductive path

圖1使用範例圖示,如何利用輔助傳導路徑,連接在元件上的一組校準標記到在基板上的一組參考標示;圖2描述一種範例,是使用校準鏈接利用了異向性導電薄膜(ACM)作為聯結層而在基板上結合兩個元件;圖3是描述一種由校準鏈接組合成的封合式電子裝配,它是在本發明中的一種使用範例;圖4A是描述一種使用了製具來裝配元件在有外殼封合的基板上的標準電子裝配的寫照;圖4B是描述由相互聯結線路再結合到下方基板的一種標準製具的俯視圖;圖5描述一種內存記憶體模組(Memory Module)的標準電子裝配,它是用連接到有外殼基板上的製具將異向性導電薄膜(ACM) 相互介面的元件固定住;圖6是描述按照本發明的標準範例的一種包裹在兩片外殼中的內存記憶體模組(Memory Module)俯視圖,它含有製具,元件,連鎖鏈接和與外界接觸的部分;圖7是描述用來裝配有異向性導電薄膜(ACM)覆蓋的元件到有預刻安裝洞孔基板上,再封合外殼的標準範例方式的流程圖;圖8是描述同時使用到異向性導電粘劑(Anisotropic conductive paste,ACP)和異向性導電薄膜(ACM)技術來裝配的電子裝配的標準範例方式的流程圖;以及圖9是描述一種由多重薄膜/製具/基板組(Membrane-Fixture-Substrate,MFS)而層層組合的標準堆疊裝置。Figure 1 illustrates an example of how an auxiliary conduction path can be used to connect a set of calibration marks on a component to a set of reference marks on a substrate; Figure 2 depicts an example in which an anisotropic conductive film is utilized using a calibration link ( ACM) as a bonding layer to bond two components on a substrate; FIG. 3 depicts a sealed electronic assembly assembled by a calibration link, which is an example of use in the present invention; FIG. 4A depicts a use of a tool Figure 4B is a top plan view of a standard tooling that is rejoined by an interconnecting circuit to a lower substrate; Figure 5 depicts an in-memory memory module (Memory) Module) is a standard electronic assembly that uses an anisotropic conductive film (ACM) attached to a substrate with a housing. The interface of the mutual interface is fixed; FIG. 6 is a plan view showing a memory module wrapped in two outer casings according to a standard example of the present invention, which comprises tools, components, chain links and contact with the outside world. Figure 7 is a flow chart depicting a standard example of a method for assembling an element covered with an anisotropic conductive film (ACM) onto a substrate with a pre-engraved hole and then sealing the case; Figure 8 is a description of the simultaneous use A flow chart of a standard example of an electronic assembly assembled to an anisotropic conductive paste (ACP) and an anisotropic conductive film (ACM) technique; and FIG. 9 depicts a multi-film/formation/ Standard stacking device for layer combination of Membrane-Fixture-Substrate (MFS).

100‧‧‧元件100‧‧‧ components

110‧‧‧直接校準標記110‧‧‧Direct calibration mark

111‧‧‧接觸區域111‧‧‧Contact area

115‧‧‧傳導通路115‧‧‧Transmission pathway

120‧‧‧間接校準標記120‧‧‧Indirect calibration mark

125‧‧‧傳導通路125‧‧‧Transmission pathway

130‧‧‧校準標記130‧‧‧ calibration mark

140‧‧‧異向性導電薄膜層140‧‧‧ anisotropic conductive film layer

145‧‧‧基板表面145‧‧‧ substrate surface

150‧‧‧基板150‧‧‧Substrate

160,170,180‧‧‧參考標記160,170,180‧‧‧ reference mark

Claims (51)

一種電子裝配,包含有:一個元件,包含可外接的觸點陣列,該元件還包括與該觸點陣列接合的一套導電墊;一個基板,包含一套導置圖型,以配合該元件觸點陣列,該基板還包括與該基板上的導置圖型接合的一套導電墊;一個異向性導電薄膜層,為元件到基板之電子聯結而設置;以及一個校準鏈接,透過異向性導電薄膜層,接合一組元件的導電墊與其對應基板導電墊,而成接地或接電源的一串列連續導電路徑。 An electronic assembly comprising: an element comprising an array of external contacts, the element further comprising a set of conductive pads bonded to the array of contacts; a substrate comprising a set of conductive patterns to match the contact a dot array, the substrate further comprising a set of conductive pads bonded to the conductive pattern on the substrate; an anisotropic conductive film layer disposed for electronic connection of the device to the substrate; and a calibration link for transmitting anisotropy The conductive film layer joins the conductive pads of a group of components and the corresponding substrate conductive pads to form a series of continuous conductive paths connected to the power source. 如申請專利範圍第1項所述之電子裝配,其中導電墊接合是觸點陣列,其導電墊連接一個導電通路設置,來從元件的一個表面區域傳導信號到另一個表面區域。 The electronic assembly of claim 1, wherein the conductive pad bond is an array of contacts, the conductive pads being connected to a conductive path to conduct signals from one surface area of the element to the other surface area. 如申請專利範圍第2項所述之電子裝配,其中導電墊是更進而接合元件的傳感裝置。 The electronic assembly of claim 2, wherein the conductive pad is a sensing device that more closely engages the component. 如申請專利範圍第1項所述之電子裝配,其中基板的一套導電墊,接合元件的一套相應的導電墊,以監測元件觸點陣列置放在基板導置圖型上之異向性導電薄膜層的完整度為何,此處元件上的導電墊是一個校準標記,而基板上的導電墊是一個參考標記。 The electronic assembly of claim 1, wherein the conductive pad of the substrate is a set of corresponding conductive pads of the bonding component to monitor the anisotropy of the component contact array on the substrate guiding pattern. What is the integrity of the conductive film layer, where the conductive pad on the component is a calibration mark and the conductive pad on the substrate is a reference mark. 如申請專利範圍第1項所述之電子裝配,其中觸點陣列是一套元件上的導電墊,來作為對外介面。 The electronic assembly of claim 1, wherein the contact array is a conductive pad on a set of components to serve as an external interface. 如申請專利範圍第1項所述之電子裝配,其中異向性導電薄膜層乃層壓於元件之上,其配置使元件可從基板上取下。 The electronic assembly of claim 1, wherein the anisotropic conductive film layer is laminated on the component, the configuration being such that the component can be removed from the substrate. 如申請專利範圍第1項所述之電子裝配,其中異向性導電薄膜乃層壓於基板的一個表面區域之上。 The electronic assembly of claim 1, wherein the anisotropic conductive film is laminated on a surface region of the substrate. 如申請專利範圍第1項所述之電子裝配,進而包含至少一個導熱膜,其配置提供作為元件散熱之用。 The electronic assembly of claim 1, further comprising at least one thermally conductive film, the configuration of which provides for heat dissipation of the component. 如申請專利範圍第1項所述之電子裝配,其中該組元件可以進一步分為若干小元件組,形成電子裝配之多重校準鏈接。 The electronic assembly of claim 1, wherein the set of components can be further divided into a plurality of small component groups to form a plurality of calibration links for the electronic assembly. 如申請專利範圍第1項所述之電子裝配,其中校準鏈接,其配置為透過異向性導電薄膜層診斷基板上該組元件的位置和傳導狀況。 The electronic assembly of claim 1, wherein the calibration link is configured to diagnose the position and conduction condition of the set of components on the substrate through the anisotropic conductive film layer. 如申請專利範圍第1項所述之電子裝配,進而包含一套接入區域,以監測校準鏈接的完整性。 The electronic assembly as described in claim 1 of the patent application further includes a set of access areas to monitor the integrity of the calibration link. 如申請專利範圍第1項所述之電子裝配,進而包含一個防護結構,為作為固定元件於基板上而設。 The electronic assembly according to claim 1, further comprising a protective structure for providing the fixing member on the substrate. 如申請專利範圍第12項所述之電子裝配,其中防護結構,包含一個或多個盒蓋,其內面設置乃為配合元件放在基板之高度輪廓。 The electronic assembly of claim 12, wherein the protective structure comprises one or more lids, the inner surface of which is disposed on the height profile of the mating component on the substrate. 如申請專利範圍第12項所述之電子裝配,其中防護結 構,包含可固定元件與基板到位的外殼,外殼包括:一個頂蓋,包含一套頂部剪口;及一個底蓋,包含一套底部剪口,此底部剪口之配置,可結合頂部剪口而固定外殼在一起。 An electronic assembly as claimed in claim 12, wherein the protective knot The housing comprises a housing capable of fixing the component and the substrate, the housing comprises: a top cover comprising a set of top cuts; and a bottom cover comprising a set of bottom cuts, the bottom cut configuration being combined with the top cut And the fixed shell is together. 如申請專利範圍第12項所述之電子裝配,其中防護結構,包含可固定元件與基板之翻蓋外殼,而此翻蓋外殼,包括:一個頂板加有一個頂部剪口;一個底板加有一個底部剪口,此底部剪口之配置以,可結合頂部剪口;及一個夾扣,其配置可應用於固定頂板和底板在一起。 The electronic assembly of claim 12, wherein the protective structure comprises a flip cover housing capable of fixing the component and the substrate, and the flip cover comprises: a top plate with a top cut; a bottom plate with a bottom cut The bottom, the bottom cut is configured to be combined with the top cut; and a clip is configured to apply the fixed top and bottom plates together. 如申請專利範圍第1項所述之電子裝配,進而包含至少有一個製具,其配置以方便安置元件,它使用一個異向性導電薄膜作為介面層。 The electronic assembly of claim 1, further comprising at least one tool configured to facilitate placement of the component using an anisotropic conductive film as the interface layer. 如申請專利範圍第16項所述之電子裝配,其中製具包含眾多開口,對應欲放於基板之元件其形狀外廓。 The electronic assembly of claim 16, wherein the tool comprises a plurality of openings corresponding to the shape of the component to be placed on the substrate. 如申請專利範圍第16項所述之電子裝配,其中製具包含一個或多個有互連線路的互連層,以便於安排在元件及基板之間的信號。 The electronic assembly of claim 16 wherein the article comprises one or more interconnect layers having interconnecting lines to facilitate routing of signals between the component and the substrate. 如申請專利範圍第16項所述之電子裝配,其中製具包含眾多嵌入式被動元件。 The electronic assembly of claim 16, wherein the tool comprises a plurality of embedded passive components. 如申請專利範圍第16項所述之電子裝配,其中製具乃壓 紋於基板表面。 For example, the electronic assembly described in claim 16 of the patent application, wherein the tool is pressed Patterned on the surface of the substrate. 如申請專利範圍第16項所述之電子裝配,其中製具乃使用一個異向性導電薄膜而接合於基板表面。 The electronic assembly of claim 16, wherein the tool is bonded to the surface of the substrate using an anisotropic conductive film. 如申請專利範圍第16項所述之電子裝配,其中製具乃使用一個異向性導電粘劑而接合及固化於基板表面。 The electronic assembly of claim 16, wherein the tool is bonded and cured to the surface of the substrate using an anisotropic conductive adhesive. 如申請專利範圍第16項所述之電子裝配,其中製具是由焊錫膏直接焊於基板表面。 The electronic assembly of claim 16, wherein the tool is directly soldered to the surface of the substrate by solder paste. 如申請專利範圍第16項所述之電子裝配,其中製具是機械式的接合到基板一個預備對準的表面,一套安裝孔洞配合一套安裝榫,而用來固定製具於基板上。 The electronic assembly of claim 16, wherein the tool is mechanically bonded to the substrate with a pre-aligned surface, and the set of mounting holes cooperate with a set of mounting jaws for securing the mounting to the substrate. 如申請專利範圍第16項所述之電子裝配,其中製具是機械式接合到基板一個預備對準的表面,採用基板表面的一個刻槽而來固定製具於基板上。 The electronic assembly of claim 16, wherein the tool is mechanically bonded to a surface of the substrate for preliminary alignment, and the substrate is fixed on the substrate by using a groove on the surface of the substrate. 如申請專利範圍第16項所述之電子裝配,其中製具包含一套導電墊,可用來對準基板上的一套導電墊,以便檢測製具安置於基板上的完整性。 The electronic assembly of claim 16, wherein the tool comprises a set of conductive pads for aligning a set of conductive pads on the substrate to detect integrity of the tool on the substrate. 如申請專利範圍第26項所述之電子裝配,進而包含一個校準鏈接,透過一種異向性導電材料,接合連在製具的傳導通路上的導電墊與連在基板的傳導通路上的導電墊。 The electronic assembly of claim 26, further comprising a calibration link for bonding a conductive pad attached to the conductive path of the tool and a conductive pad connected to the conductive path of the substrate through an anisotropic conductive material . 如申請專利範圍第1項所述之電子裝配,其中電子裝配,是一個內存記憶體模組,包含: 一個或更多的記憶器件在基板上,而其記憶器件,經過一道可接連一個或多個記憶器件的內存匯流排而接收信號;至少有一個製具(包括一套開口)設置來作一個或多個記憶器件定位於基板之用,其問採用一種異向性導電材料作為介面層;及一個防護結構,可以固定一個或多個記憶器件在基板上。 The electronic assembly of claim 1, wherein the electronic assembly is an internal memory module comprising: One or more memory devices are on the substrate, and the memory device receives the signal through a memory bus that can be connected to one or more memory devices; at least one tool (including a set of openings) is provided for one or A plurality of memory devices are positioned on the substrate, wherein an anisotropic conductive material is used as the interface layer; and a protective structure is used to fix one or more memory devices on the substrate. 如申請專利範圍第28項所述之電子裝配,進而包含一個或多個邏輯器件,經過一道可接連一個或多個邏輯器件的內存匯流排而接收控制信號。 The electronic assembly of claim 28, further comprising one or more logic devices, receives the control signals via a memory bus that can be connected to one or more logic devices. 如申請專利範圍第28項所述之電子裝配,其中記憶器件選自下列其中一項:動態隨機存取記憶器件;靜態隨機存取記憶器件;快閃存儲器件;電消可編程存儲器件;可編程還輯器件;磁性記憶器件;及以上任何組合。 The electronic assembly of claim 28, wherein the memory device is selected from the group consisting of: a dynamic random access memory device; a static random access memory device; a flash memory device; a power cancellation programmable memory device; Programming also includes devices; magnetic memory devices; and any combination of the above. 如申請專利範圍第28項所述之電子裝配,進而包含校準鏈接以診斷記憶器件的安置完整性。 The electronic assembly as described in claim 28, further comprising a calibration link to diagnose the placement integrity of the memory device. 如申請專利範圍第1項所述之電子裝配,其中元件可包 含單多元件。 The electronic assembly of claim 1, wherein the component can be packaged Includes a single multi-element. 如申請專利範圍第32項所述之電子裝配,其中眾多元件之各元件可定位於基板的一個或多個表面。 The electronic assembly of claim 32, wherein each of the plurality of components is positionable on one or more surfaces of the substrate. 如申請專利範圍第1項所述之的電子裝配,其中基板可包含眾多基板。 The electronic assembly of claim 1, wherein the substrate can comprise a plurality of substrates. 如申請專利範圍第1項所述之電子裝配,其中異向性導電薄膜層包含一種異向性導電薄膜。 The electronic assembly of claim 1, wherein the anisotropic conductive film layer comprises an anisotropic conductive film. 如申請專利範圍第1項所述之電子裝配,其中異向性導電薄膜層包含一種異向性導電粘劑。 The electronic assembly of claim 1, wherein the anisotropic conductive film layer comprises an anisotropic conductive adhesive. 一種裝配電子裝配的方法,其中包括:接合異向性導電薄膜層到基板表面;將元件定位在異向性導電薄膜層上,以致元件的觸點陣列與基板的導置圖型相對調整,從而形成電子裝配;以及透過異向性導電薄膜層,鏈接一組元件與其對應的基板,而成接地或接電源的一串列連續導電路徑。 A method of assembling an electronic assembly, comprising: bonding an anisotropic conductive thin film layer to a surface of a substrate; positioning the component on the anisotropic conductive thin film layer such that the contact array of the component is relatively adjusted with the conductive pattern of the substrate, thereby Forming an electronic assembly; and connecting a group of components and their corresponding substrates through the anisotropic conductive film layer to form a series of continuous conductive paths of ground or power. 如申請專利範圍第37項所述之方法,進而包含置放導熱膜於元件的頂部以散熱,並提供在一防護結構內基板上元件的機械支持。 The method of claim 37, further comprising placing a thermally conductive film on top of the component to dissipate heat and providing mechanical support for the component on the substrate within a protective structure. 如申請專利範圍第37項所述之方法,進而包含藏置電子裝配於一防護結構之內。 The method of claim 37, further comprising assembling the electronic component within a protective structure. 如申請專利範圍第37項所述之方法,進而測試電子裝 配,以確定元件和基板是否妥當地校準好。 If the method described in claim 37 is applied, the electronic device is tested. Match to determine if the components and substrate are properly calibrated. 如申請專利範圍第40項所述之方法,進而包含在元件和基板並未妥當地校準好時,可以將元件重新定位。 The method of claim 40, further comprising repositioning the component when the component and substrate are not properly calibrated. 如申請專利範圍第37項所述之方法,進而包含校準和接合製具與基板。 The method of claim 37, further comprising calibrating and bonding the tool and the substrate. 如申請專利範圍第42項所述之方法,其中之校準,包含將製具的至少一個校準標記與基板的至少一個參考標記之間調整。 The method of claim 42, wherein the calibrating comprises adjusting between at least one calibration mark of the tool and at least one reference mark of the substrate. 如申請專利範圍第42項所述之方法,其中之校準,包含將製具的至少一個安裝孔洞與基板的至少一個安裝榫之問的調整。 The method of claim 42, wherein the calibrating comprises adjusting the at least one mounting hole of the tool and the at least one mounting of the substrate. 如申請專利範圍第42項所述之方法,其中之接合,包含固化並熱壓製具至基板上。 The method of claim 42, wherein the bonding comprises curing and hot pressing the substrate onto the substrate. 如申請專利範圍第37項所述之方法,其中之元件定位,包含將元件的至少一個校準標記與基板的至少一個參考標記之間調整。 The method of claim 37, wherein the locating the component comprises adjusting between at least one calibration mark of the component and at least one reference mark of the substrate. 一種電子裝配,其中包括:一個異向性導電薄膜層接合一個基板表面;各種方式來在電子裝配中,將元件定位在異向性導電薄膜層上,以致元件的觸點陣列與基板的導置圖型相對調整,其中該元件還包括與該觸點陣列接合的一套導電墊,該基板還包括與該基 板上的導置圖型接合的一套導電墊;以及一個校準鏈接,透過異向性導電薄膜層,接合一組元件的導電墊與對應基板的導電墊,而成接地或接電源的一串列連續導電路徑。 An electronic assembly comprising: an anisotropic conductive film layer bonded to a substrate surface; and various means for positioning the component on the anisotropic conductive film layer in the electronic assembly such that the contact array of the component and the substrate are guided The pattern is relatively adjusted, wherein the component further includes a set of conductive pads bonded to the contact array, the substrate further comprising the base a set of conductive pads bonded by a conductive pattern on the board; and a calibration link through the anisotropic conductive film layer, bonding the conductive pads of a group of components and the conductive pads of the corresponding substrate to form a series of grounding or power supply Columns are continuous conductive paths. 一個堆疊式的電子裝配,其中包括:眾多基板,至少一個基板還包括一套基板上的導電墊;眾多包含安裝開口的製具;眾多異向性導電薄膜;眾多異向性導電薄膜互連元件在安裝開口,至少一個元件還包括一套導電墊;以及一個校準鏈接,透過眾多異向性導電薄膜層中的至少一個,接合眾多元件中至少一個元件的導電墊,與其對應的眾多基板中至少一個基板的導電墊,而成接地或接電源的一串列連續導電路徑。 A stacked electronic assembly comprising: a plurality of substrates, at least one of the substrates further comprising a set of conductive pads on the substrate; a plurality of devices comprising mounting openings; a plurality of anisotropic conductive films; and a plurality of anisotropic conductive film interconnecting elements In the mounting opening, the at least one component further comprises a set of conductive pads; and a calibration link, through at least one of the plurality of anisotropic conductive film layers, bonding the conductive pads of at least one of the plurality of components, at least one of the plurality of substrates corresponding thereto A conductive pad of a substrate that is grounded or connected to a series of continuous conductive paths of the power source. 如申請專利範圍第48項所述之電子裝配,其中包括異向性導電薄膜、基板、製具以及有異向性導電薄膜互聯之元件,安置於製具之安裝開口,因而形成一個薄膜製具基板組構築基件,其設置可容許眾多薄膜製具基板組以互連單元而層層相疊。 The electronic assembly of claim 48, comprising an anisotropic conductive film, a substrate, a tool, and an element having an anisotropic conductive film interconnection, disposed in the mounting opening of the tool, thereby forming a film tooling The substrate assembly constructs a substrate that is configured to allow a plurality of thin film fabrication substrate sets to be stacked in layers by interconnecting cells. 如申請專利範圍第49項所述之電子裝配,其中該互聯單元是一個傳導通路,用來連接此元件的頂面至底面。 The electronic assembly of claim 49, wherein the interconnection unit is a conductive path for connecting the top surface to the bottom surface of the element. 如申請專利範圍第49項所述之電子裝配,其中該互連單元 是一個平面被動元件,包含一套傳導通路來連接此被動元件的頂面到它的底面。 An electronic assembly as described in claim 49, wherein the interconnection unit It is a planar passive component that contains a set of conductive pathways to connect the top surface of the passive component to its underside.
TW96141775A 2006-11-06 2007-11-06 Electronic assembly with detachable components TWI401005B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/593,788 US20070187844A1 (en) 2006-02-10 2006-11-06 Electronic assembly with detachable components

Publications (2)

Publication Number Publication Date
TW200833207A TW200833207A (en) 2008-08-01
TWI401005B true TWI401005B (en) 2013-07-01

Family

ID=44839717

Family Applications (1)

Application Number Title Priority Date Filing Date
TW96141775A TWI401005B (en) 2006-11-06 2007-11-06 Electronic assembly with detachable components

Country Status (4)

Country Link
JP (1) JP5221387B2 (en)
DE (1) DE112007000316T5 (en)
MY (1) MY147246A (en)
TW (1) TWI401005B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111799031A (en) * 2020-07-14 2020-10-20 周开 High-temperature superconductor formed by stacking multiple layers of superconducting tapes

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040196682A1 (en) * 2002-09-26 2004-10-07 Elpida Memory, Inc. Semiconductor unit having two device terminals for every one input/output signal
US20060115927A1 (en) * 2002-11-29 2006-06-01 Infineon Technologies Ag Attachment of flip chips to substrates

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3482826B2 (en) * 1997-08-01 2004-01-06 セイコーエプソン株式会社 IC mounting method, liquid crystal display device, electronic equipment, and liquid crystal display device manufacturing apparatus
JP4257534B2 (en) * 1998-07-28 2009-04-22 セイコーエプソン株式会社 Manufacturing method of semiconductor device
JP2000100873A (en) * 1998-09-18 2000-04-07 Matsushita Electric Ind Co Ltd Bare chip mounting method
JP4246835B2 (en) * 1999-03-09 2009-04-02 ローム株式会社 Semiconductor integrated device
JP2002353602A (en) * 2002-03-06 2002-12-06 Matsushita Electric Ind Co Ltd Conductive paste for mounting work with bumps
JP2004079905A (en) * 2002-08-21 2004-03-11 Sony Corp Semiconductor device and its manufacturing method
DE10336171B3 (en) * 2003-08-07 2005-02-10 Technische Universität Braunschweig Carolo-Wilhelmina Multi-chip circuit module and method of making this

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040196682A1 (en) * 2002-09-26 2004-10-07 Elpida Memory, Inc. Semiconductor unit having two device terminals for every one input/output signal
US20060115927A1 (en) * 2002-11-29 2006-06-01 Infineon Technologies Ag Attachment of flip chips to substrates

Also Published As

Publication number Publication date
DE112007000316T5 (en) 2008-12-11
MY147246A (en) 2012-11-14
TW200833207A (en) 2008-08-01
JP5221387B2 (en) 2013-06-26
JP2009526403A (en) 2009-07-16

Similar Documents

Publication Publication Date Title
US9253894B2 (en) Electronic assembly with detachable components
US20110228506A1 (en) Electronic assembly with detachable components
US6089920A (en) Modular die sockets with flexible interconnects for packaging bare semiconductor die
US5180976A (en) Integrated circuit carrier having built-in circuit verification
US5530376A (en) Reusable carrier for burn-in/testing of non packaged die
US5730620A (en) Method and apparatus for locating electrical circuit members
KR100390595B1 (en) Method and apparatus for testing semiconductor dies
US5184285A (en) Socket constructed with molded-in lead frame providing means for installing additional component such as a chip capacitor
US5572140A (en) Reusable carrier for burn-in/testing on non packaged die
JPH0334388A (en) Pressed printed wiring board module
US7005754B2 (en) Method of ball grid array (BGA) alignment, method of testing, alignment apparatus and semiconductor device assembly
US5247246A (en) Testing of integrated circuit devices on loaded printed circuit boards
US5977784A (en) Method of performing an operation on an integrated circuit
EP0305951B1 (en) Testing of integrated circuit devices on loaded printed circuit boards
US20110222253A1 (en) Electronic assembly with detachable components
US20110222252A1 (en) Electronic assembly with detachable components
US20110223695A1 (en) Electronic assembly with detachable components
TWI401005B (en) Electronic assembly with detachable components
US6380492B1 (en) Contact film used for devices having ball grid array structure and device mounting structure
US7686624B2 (en) Electrical connector with contact shorting paths
US20080231288A1 (en) Semiconductor package having projected substrate
TWI412191B (en) Semiconductor device socket with contact blocks
TW202203732A (en) Electrical test apparatus being suitable for detecting a to-be-detected component
KR100871386B1 (en) Semicodnuctor package and method of manufacturing the same
JPH06325840A (en) Connector, wiring board module with this connector incorporated, and packaging module