TWI389128B - High temperature test system - Google Patents
High temperature test system Download PDFInfo
- Publication number
- TWI389128B TWI389128B TW97142985A TW97142985A TWI389128B TW I389128 B TWI389128 B TW I389128B TW 97142985 A TW97142985 A TW 97142985A TW 97142985 A TW97142985 A TW 97142985A TW I389128 B TWI389128 B TW I389128B
- Authority
- TW
- Taiwan
- Prior art keywords
- signal
- high temperature
- memory
- heating
- temperature test
- Prior art date
Links
Landscapes
- Tests Of Electronic Circuits (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
Description
本案係一種高溫測試系統,主要是提供待測物一個瀕臨設計極限的工作環境,在此嚴苛的環境中進行位址的定址、資料的讀寫及邏輯控制的動作,利用這種方式提早篩選出品質不良而具有潛在失效的產品,而本發明則提供了一個結構成本較低,機台維護較容易的高溫測試系統。This case is a high-temperature test system, which mainly provides a working environment where the object to be tested is nearing the design limit. In this severe environment, address addressing, data reading and writing, and logic control actions are used. The product has poor quality and has potential failure, and the present invention provides a high temperature test system with low structural cost and easy maintenance of the machine.
現有之高溫測試機均具備有一個參數產生器(Pattern Generator)至於其機板之後(US7,131,040),經由參數產生器產生所要寫入待測物的資料,隨著機板的增加,參數產生器也需增加,這樣的設計帶來了硬體上成本的增加,但是在實務操作上並不一定能帶給製造商一個足堪信任的測試環境,其最終的品質還需要再經過一道常溫環境下的參數測試,以避免之前不必要的高溫誤殺產品的情況發生,而製造廠商這樣的測試流程安排卻使得之前所投入的硬體成本變成徒然,論其原因,不外乎是確保製造商在記憶體晶片上的使用效率。The existing high temperature testing machine has a parameter generator (Pattern Generator) behind its board (US7,131,040), and generates data to be written into the object to be tested via the parameter generator. As the board increases, the parameter is generated. The device also needs to be added. This design brings about an increase in hardware cost, but it does not necessarily give the manufacturer a test environment that can be trusted in practical operation. The final quality needs to pass through a normal temperature environment. The next parameter test to avoid unnecessary high temperature manslaughter products before, and the test process arrangement of the manufacturer makes the hardware cost of the previous investment become in vain. The reason is nothing more than ensuring that the manufacturer is The efficiency of use on a memory chip.
如上所述,考量到實務上客戶對商業利潤追求的現實,本發明將多餘的參數產生器移除,以降低物料成本,而另外設計一組固定線路,該線路可以透過計算機的控制而產生簡易參數,利用此簡易參數本案仍然可以對記憶體元件進行參數的讀寫,並順利進行相關的位址解碼及控制邏輯器件的正常運作。As described above, considering the reality that the customer pursues the commercial profit in practice, the present invention removes the excess parameter generator to reduce the material cost, and additionally designs a fixed set of lines, which can be easily controlled by the computer. Parameters, using this simple parameter, the file can still read and write parameters of the memory components, and smoothly carry out the relevant address decoding and control logic device normal operation.
本發明技術的實施方式詳細說明如下,請先參照如圖 一,圖一所示為本發明之高溫測試系統的功能方塊圖,本發明之高溫測試系統,例如但不限於為一動態隨機存取記憶體模組之高溫測試系統,其中200為一加熱機箱區,其具有一隔熱層210包覆四週,形成一個可以加熱並保持恆溫的區域,而熱源的設計則來自於一加熱鼓風器220,其內部具有加熱導管及風扇(皆圖未示)之配置,利用風扇的轉動帶動熱氣流,而該熱氣流經由該隔熱層210內部的熱流導管經由A處的導流口230注入到機箱200內部;另一方面,原本機箱200內部的冷空氣,也因風扇的帶動,而自B處的導流口230注入到該加熱鼓風器220加熱,加熱後的氣流再經A處的導流口230注入到該機箱200內部。如此循環不已,在該機箱200內部的形成一股熱氣流自A處傳導到B處(請參照圖一中之箭頭方向),又由於該隔熱層210包覆四週,因此該機箱200內部的溫度將不斷地上升,直到溫度達到所設定的溫度後,停止該加熱鼓風器220內的加熱導管的加熱行程,因此只要適當地對該加熱導管作必要的加熱控制,就可以維持該加熱機箱區200內部的溫度在一定的範圍。The embodiments of the present invention are described in detail below, please refer to the figure first. 1 is a functional block diagram of the high temperature test system of the present invention. The high temperature test system of the present invention is, for example but not limited to, a high temperature test system of a dynamic random access memory module, wherein 200 is a heating chassis. The area has a heat insulating layer 210 covering the periphery to form an area which can be heated and kept at a constant temperature, and the heat source is designed from a heating blower 220, and has a heating duct and a fan inside (both not shown). The configuration is such that the rotation of the fan drives the hot air flow, and the hot air flow is injected into the interior of the chassis 200 via the heat transfer conduit inside the heat insulation layer 210 via the air flow port 230 at the A; on the other hand, the cold air inside the chassis 200 Also, due to the driving of the fan, the air guiding port 230 from the B is injected into the heating air blower 220 to be heated, and the heated air flow is injected into the inside of the chassis 200 through the air guiding port 230 at the A. In this way, a hot air flow is formed inside the chassis 200 from A to B (please refer to the direction of the arrow in FIG. 1), and since the thermal insulation layer 210 is wrapped around, the interior of the chassis 200 is The temperature will continue to rise until the temperature reaches the set temperature, and the heating stroke of the heating conduit in the heating blower 220 is stopped, so that the heating chamber can be maintained as long as the heating control is appropriately performed on the heating conduit. The temperature inside the zone 200 is within a certain range.
請再參照圖一,在本發明之高溫測試系統的設計上,主要是由一計算機之主機板100進行運作,今舉DDR2動態隨機存取記憶體為例,說明如下,該主機板100經由程式的控制,將一DDR2動態隨機存取記憶體模組400的訊號傳遞至一橋接板110上,該橋接板110係負責將訊號重製後並加大驅動電流再傳遞出去,其上具有一組訊號緩衝器(Buffer,圖未示)完成上述工作,在本發明的設計方法中,該訊號並不具備DDR2資料(Data)的信號,僅具有DDR2的指令信號(Command)、位址信號(Address)及時脈信號(Clock),此外還包括一組控制訊號(CTS),這樣設計的目 的是避免了該主機板100在執行讀取指令時發生錯誤,因為在經過了長距離的傳輸後,資料經由該橋接板110傳回時,在時序(Timing)上將失去了正確性而不會被該主機板100所認可,因此將造成資料讀取錯誤的發生。Referring to FIG. 1 again, in the design of the high-temperature test system of the present invention, it is mainly operated by a computer motherboard 100. As an example, the DDR2 dynamic random access memory is described below, and the motherboard 100 is programmed. Controlling, the signal of a DDR2 DRAM module 400 is transmitted to a bridge board 110, which is responsible for re-transforming the signal and increasing the driving current and then transmitting it. The signal buffer (not shown) performs the above work. In the design method of the present invention, the signal does not have the DDR2 data signal, and only the DDR2 command signal (address) and address signal (Address) ) a clock signal (Clock), in addition to a set of control signals (CTS), such a design It is avoided that the motherboard 100 has an error in executing the read command, because after the long-distance transmission, when the data is transmitted back through the bridge board 110, the correctness will be lost in the Timing. Will be recognized by the motherboard 100, thus causing data read errors.
換言之,本發明迥異於傳統的設計之一便是移除了該DDR2動態隨機存取記憶體模組400的資料匯流排,但是為了維持作業系統的正常運作,在該主機板100上仍然具有一組正常連接的記憶體模組負責系統中央處理器(CPU,圖未示)的正常工作,至於測試用的DDR2動態隨機存取記憶體模組400之信號插槽上,利用電路佈局將該資料匯流排透過電阻接地,形成一低電位準位,供測試程式讀取使用,雖然讀取回來的資料並不是真正儲存於記憶體內部的資料,但是判斷資料的正確性並不是本發明的設計目的,只要確保在高溫的操作環境下,該DDR2動態隨機存取記憶體模組400中之記憶體確實執行資料寫入及讀取的動作,便滿足了本案高溫測試設裝置的設計條件,篩選出早期劣化的產品,而這也就是滿足前文所述的商業實務作法,因為記憶體內部資料的正確性,理當在一個正常操作溫度的範圍內,經由各種測試參數(Test Pattern)來完成,若在高溫惡劣的環境下進行驗證,將不符合記憶體的操作規格要求,所得到的測試結果也將徒然造成製造商的困擾與生產成本的提高。In other words, the present invention is different from the conventional design in that the data bus of the DDR2 DRAM module 400 is removed, but in order to maintain the normal operation of the operating system, there is still one on the motherboard 100. The normally connected memory module is responsible for the normal operation of the system central processing unit (CPU, not shown). As for the signal slot of the DDR2 DRAM module 400 for testing, the data is used by the circuit layout. The bus bar is grounded through a resistor to form a low potential level for reading by the test program. Although the read data is not actually stored in the memory, the correctness of the data is not the design purpose of the present invention. As long as the memory in the DDR2 DRAM module 400 does perform the data writing and reading operations under the high-temperature operating environment, the design conditions of the high-temperature test device of the present case are met, and the filtering conditions are selected. Early deteriorating products, and this is to satisfy the commercial practice described above, because the correctness of the internal data of the memory is reasonable In the range of normal operating temperature, it is completed by various test patterns. If it is verified under high temperature and harsh environment, it will not meet the operating specifications of the memory, and the test results will be in vain. Troubles and increased production costs.
請再參照圖一,DDR2訊號經過了該橋接板110的推動後,將繼續傳遞到一驅動板120,該驅動板120係固定於該加熱機箱區200的外部約40℃的空間中固鎖於該隔熱層210上。Referring again to FIG. 1, after the DDR2 signal is pushed by the bridge board 110, it will continue to be transmitted to a driving board 120, which is fixed in a space of about 40 ° C outside the heating cabinet area 200. The heat insulation layer 210 is on.
請參照圖二,該驅動板120上同樣配置有數組的緩衝區 塊,每一組緩衝區塊依據其扇出(Fan Out)的能力,推動數支的DDR2動態隨機存取記憶體模組400,以圖二為例,每一組緩衝區塊負責推動3支的DDR2動態隨機存取記憶體模組400。而承架板130則置於該加熱機箱區200的內部高溫區域,而各待測DDR2動態隨機存取記憶體模組400(Device Under Test, DUT)則分別組立於該承架板130上,該承架板130透過置於該驅動板120上的信號連接器122與驅動板120互相達成DDR2信號的連接,最後將來自該主機板100的訊號傳達到各個待測DDR2動態隨機存取記憶體模組400上。經由該加熱機箱區200內部的滑軌設計,便可以將該承架板130置於滑軌上與該驅動板120進行結合與分離的動作,當高溫測試完畢後,該承架板130便可以自該加熱機箱區200內部取出,直接取得所有的待測DDR2動態隨機存取記憶體模組400,進入下一站的常溫讀寫測試。需注意的是,該加熱機箱區200內部之溫度約80℃~110℃,而該加熱機箱區200外部之溫度約40℃。Referring to FIG. 2, the drive board 120 is also configured with an array of buffers. Blocks, each group of buffer blocks pushes several DDR2 DRAM modules 400 according to their Fan Out capability. For example, in Figure 2, each buffer block is responsible for pushing 3 DDR2 dynamic random access memory module 400. The shelf board 130 is placed in the high temperature region of the heating chassis area 200, and the DDR2 device under test (DUT) to be tested is respectively assembled on the shelf board 130. The carrier board 130 and the driver board 120 are mutually connected to each other through the signal connector 122 disposed on the driving board 120, and finally transmit the signal from the motherboard 100 to each DDR2 dynamic random access memory to be tested. Module 400. Through the sliding rail design inside the heating chassis area 200, the receiving frame 130 can be placed on the sliding rail to combine and separate the driving plate 120. After the high temperature test is completed, the receiving frame 130 can be After being taken out from the heating chassis area 200, all the DDR2 dynamic random access memory modules 400 to be tested are directly obtained, and the normal temperature reading and writing test of the next station is entered. It should be noted that the temperature inside the heating chassis area 200 is about 80 ° C ~ 110 ° C, and the temperature outside the heating chassis area 200 is about 40 ° C.
所以利用上述方式,經由適當的緩衝器電路及電源線路設計,便可以利用一個驅動板120同時推動數個位於該承架板130上的DDR2動態隨機存取記憶體模組400,不僅如此,如圖二所示,該驅動板120同時也將DDR2訊號傳遞至下一級的驅動板120,如此層層堆置,便可以完成一個主機板100同時測試數百隻DDR2動態隨機存取記憶體模組400的功能,大幅降低了傳統多晶片高溫測試系統設計的組裝與維護成本。Therefore, by using the above-mentioned manner, through a suitable buffer circuit and power line design, a plurality of DDR2 dynamic random access memory modules 400 located on the carrier board 130 can be simultaneously driven by one driving board 120, not only As shown in FIG. 2, the driving board 120 also transmits the DDR2 signal to the driving board 120 of the next stage, so that a plurality of DDR2 dynamic random access memory modules can be simultaneously tested on one motherboard 100. The 400's features significantly reduce the assembly and maintenance costs of traditional multi-wafer high temperature test system designs.
請再參照圖三,圖三為記憶體測試電路方塊圖,其中緩衝器(Buffer)112位於該橋接板110上分別對DDR2訊號(圖未示)與控制訊號(圖未示)進行訊號緩衝,而控制訊號則 可透過計算機之平行資料埠(Print Port,圖未示)來傳遞完成,其用以控制後級電路的緩衝器及資料準位電路131。該資料準位電路131之目的,即是利用簡單的電晶體電路設計與記憶體資料匯流排相連接而共同形成,達到調整待測記憶體資料匯流排上的邏輯準位,亦即可以透過計算機的控制輸出來達到對該DDR2動態隨機存取記憶體模組400寫入FF或00的資料。由此可以觀之,本發明的設計移除了傳統複雜的參數產生器,而代之以為利用的是一個簡單的電晶體電路,雖然這種方式只能產生FF及00兩種資料形態,但是如前文所述,對於不同參數對記憶體的測試宜在常溫下進行方為適當,而本發明的設計則已能達到記憶體高溫測試的篩選目的。同時本案的設計優點還包括有較佳的設備耐用度,請再參照圖三,由圖三可以知道本發明的元件配置以室溫為主,主要的電路元件皆安排至該加熱機箱區200的外部約40℃的區域,將該區域輔以散熱的氣流設計則可確保大部份的電子零件均工作在正常的操作溫度範圍內,因此提高了設備的可靠度,進一步減少設備維護的次數。Referring to FIG. 3 again, FIG. 3 is a block diagram of the memory test circuit, wherein the buffer (Buffer) 112 is located on the bridge board 110 for signal buffering of the DDR2 signal (not shown) and the control signal (not shown). Control signal The transmission can be completed through a parallel data port (not shown) of the computer, which is used to control the buffer of the subsequent stage circuit and the data level circuit 131. The purpose of the data leveling circuit 131 is to form a simple transistor circuit design and a memory data busbar to form a logic level for adjusting the data bus of the memory to be tested, that is, through a computer. The control output is used to achieve writing of FF or 00 data to the DDR2 DRAM module 400. It can be seen that the design of the present invention removes the traditional complicated parameter generator, and instead uses a simple transistor circuit, although this method can only produce FF and 00 data forms, but As described above, it is appropriate to test the memory for different parameters at room temperature, and the design of the present invention can achieve the screening purpose of the memory high temperature test. At the same time, the design advantages of the present case include better equipment durability. Please refer to FIG. 3 again. It can be seen from FIG. 3 that the component configuration of the present invention is mainly room temperature, and the main circuit components are arranged to the heating chassis area 200. An area of approximately 40 ° C externally, the area is supplemented with a heat-dissipating airflow design to ensure that most of the electronic components are operating within the normal operating temperature range, thereby increasing the reliability of the equipment and further reducing the number of equipment maintenance.
本發明另一個嶄新的設計是將該承架板130透過置於該驅動板120上的該信號連接器122與該驅動板120互相達成DDR2信號的連接,請參照圖二,其中在該承架板130上設置有一組金手指(Golden Finger)132作為訊號傳遞之用,當該承架板130穿過該隔熱層210後,便與該驅動板120上的信號連接器122相連接,這樣的設計達到了兩個優點,第一、解決了DDR2訊號線繁多而衍生的連接線不易連接的問題,第二、將信號連接器122隔離在加熱區域外圍,減少了熱衝擊,增加了系統插拔使用的次數。Another novel design of the present invention is to connect the carrier plate 130 to the driver board 120 via the signal connector 122 disposed on the driving board 120. Referring to FIG. 2, the carrier is in the rack. A set of gold fingers 132 is disposed on the board 130 for signal transmission. When the rack board 130 passes through the heat insulation layer 210, it is connected to the signal connector 122 on the driving board 120. The design achieves two advantages. First, it solves the problem that the connection line derived from the DDR2 signal line is difficult to connect. Second, the signal connector 122 is isolated on the periphery of the heating area, which reduces thermal shock and increases system insertion. The number of times you use it.
請再參照圖三,本發明的電源設計係採用獨立的電源供應器300,以提供大批量DDR2動態隨機存取記憶體模組400工作所需的電力,同樣經過該計算機主機板100的控制訊號,可以對該驅動板120上的電源線路進行控制,當該承架板130欲脫離該驅動板120時,系統便對電源作出斷電處置,而當承架板130再度載入驅動板120時,主動恢復電源輸出,其目的便是保護測試產品的安全,這些控制流程皆可以經由軟體程式的設計而達成,該驅動板120上的電源線路設計。Referring to FIG. 3 again, the power supply design of the present invention uses an independent power supply 300 to provide the power required for the operation of the high-volume DDR2 DRAM module 400, and also passes the control signal of the computer motherboard 100. The power line on the driving board 120 can be controlled. When the rack board 130 is to be detached from the driving board 120, the system performs power-off treatment on the power source, and when the rack board 130 is loaded into the driving board 120 again. The purpose of actively recovering the power output is to protect the safety of the test product. These control processes can be achieved through the design of the software program, and the power circuit design on the drive board 120.
由上述技術說明可知,本發明之高溫測試系統為一個具有較低成本、組裝簡易以及系統維護方便等的諸多好處,其率皆與以往既有的高溫測試系統迥然不同,卻可達到與傳統高溫測試設備相同的功效,實為一個具有新穎性及進步性的技術創作。It can be seen from the above technical description that the high temperature test system of the present invention has many advantages such as low cost, simple assembly and convenient system maintenance, and the rate is completely different from the existing high temperature test system, but can reach the traditional high temperature. The same function of the test equipment is a novel and progressive technical creation.
因此,本案之系統設計不可不謂為一個測試技術之重要創作,而本案所揭示者,乃舉DDR2記憶體為一說明範例,其為較佳實施例之一種,然舉凡局部之變更或修飾而源於本案之技術思想而為熟習該項技藝之人所易於推知者,俱不脫本案之專利權範疇。Therefore, the system design of the present case cannot be said to be an important creation of a test technique, and the DDR2 memory is an illustrative example disclosed in the present disclosure, which is a preferred embodiment, and is a partial modification or modification. Those who are derived from the technical ideas of this case and who are easily acquainted by those who are familiar with the art are not subject to the patent rights of this case.
綜上所陳,本案無論就目的、手段與功效,在在顯示其迥異於習知之技術特徵,且其首先創作合於實用,亦在在符合申請專利之要件,懇請 貴審查委員明察,並祈早日賜予專利,俾嘉惠社會,實感德便。In summary, this case, regardless of its purpose, means and efficacy, is showing its technical characteristics that are different from the conventional ones, and its first creation is practical, and it is also in compliance with the requirements of the patent application. I will be granted a patent at an early date.
100‧‧‧計算機主機板100‧‧‧Computer motherboard
110‧‧‧橋接板110‧‧‧Bridge board
112‧‧‧緩衝器112‧‧‧buffer
120‧‧‧驅動板120‧‧‧Drive board
122‧‧‧信號連接器122‧‧‧Signal connector
130‧‧‧承架板130‧‧‧Shelf board
131‧‧‧資料準位電路131‧‧‧ data level circuit
132‧‧‧金手指132‧‧‧Gold Fingers
200‧‧‧加熱機箱200‧‧‧heating chassis
210‧‧‧隔熱層210‧‧‧Insulation
220‧‧‧加熱鼓風器220‧‧‧heating blower
230‧‧‧熱導流口230‧‧‧Hot air inlet
300‧‧‧電源供應器300‧‧‧Power supply
400‧‧‧DDR2動態隨機存取記憶體模組400‧‧‧DDR2 Dynamic Random Access Memory Module
圖一為一示意圖,其繪示本發明一較佳實施例之高溫測試系統之方塊示意圖。FIG. 1 is a schematic diagram showing a block diagram of a high temperature test system according to a preferred embodiment of the present invention.
圖二為一示意圖,其繪示本發明一較佳實施例之高溫測試 系統之剖面示意圖。2 is a schematic view showing a high temperature test according to a preferred embodiment of the present invention Schematic diagram of the system.
圖三為一示意圖,其繪示本發明之記憶體測試電路之方塊示意圖。FIG. 3 is a schematic diagram showing a block diagram of the memory test circuit of the present invention.
100‧‧‧計算機主機板100‧‧‧Computer motherboard
110‧‧‧橋接板110‧‧‧Bridge board
200‧‧‧加熱機箱200‧‧‧heating chassis
210‧‧‧隔熱層210‧‧‧Insulation
220‧‧‧加熱鼓風器220‧‧‧heating blower
230‧‧‧熱導流口230‧‧‧Hot air inlet
400‧‧‧DDR2動態隨機存取記憶體模組400‧‧‧DDR2 Dynamic Random Access Memory Module
Claims (5)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW97142985A TWI389128B (en) | 2008-11-07 | 2008-11-07 | High temperature test system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW97142985A TWI389128B (en) | 2008-11-07 | 2008-11-07 | High temperature test system |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201019335A TW201019335A (en) | 2010-05-16 |
TWI389128B true TWI389128B (en) | 2013-03-11 |
Family
ID=44831715
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW97142985A TWI389128B (en) | 2008-11-07 | 2008-11-07 | High temperature test system |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI389128B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI465737B (en) * | 2012-08-14 | 2014-12-21 | Accton Technology Corp | Burn-in test system |
CN118226176A (en) * | 2019-06-19 | 2024-06-21 | 泰克元有限公司 | Test chamber |
-
2008
- 2008-11-07 TW TW97142985A patent/TWI389128B/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
TW201019335A (en) | 2010-05-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102576565B (en) | Utilize the system and method for the distributed byte buffer in memory module | |
CN102084428B (en) | Multi-mode memory device and method | |
JP4347329B2 (en) | Method and system for managing power distribution between devices (selective on-die termination for improved power management and heat distribution) | |
US7389375B2 (en) | System, method and storage medium for a multi-mode memory buffer device | |
US7574555B2 (en) | Memory system having daisy chained memory controllers | |
US7131040B2 (en) | Manifold-Distributed Air Flow Over Removable Test Boards in a Memory-Module Burn-In System With Heat Chamber Isolated by Backplane | |
US20060023482A1 (en) | 276-Pin buffered memory module with enhanced fault tolerance | |
US7356737B2 (en) | System, method and storage medium for testing a memory module | |
US20070255902A1 (en) | System, method and storage medium for providing a serialized memory interface with a bus repeater | |
US20040230880A1 (en) | Memory-Module Burn-In System With Removable Pattern-Generator Boards Separated from Heat Chamber by Backplane | |
TW201809959A (en) | Raiser card and method for supporting an apparatus with two interfaces | |
US20060197546A1 (en) | Efficient Air-Flow Loop through Dual Burn-in Chambers with Removable Pattern-Generator Boards for Memory-Module Environmental Testing | |
EP1963977B1 (en) | Memory systems with memory chips down and up | |
CN107194257B (en) | Trusted system based on domestic TCM chip | |
US20090245008A1 (en) | System and method for providing voltage power gating | |
US20240028527A1 (en) | Quad-channel dram | |
TWI389128B (en) | High temperature test system | |
US20040216018A1 (en) | Direct memory access controller and method | |
Rusu et al. | Itanium 2 processor 6M: higher frequency and larger L3 cache | |
CN101740136A (en) | High-temperature test system | |
CN108153624B (en) | Test circuit board suitable for NGFF slot | |
TW201344444A (en) | Motherboard and data processing method thereof | |
WO2024066456A1 (en) | Server | |
WO2016100902A1 (en) | Memory system with threaded transaction support | |
JP2006350494A (en) | Information processor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |