TWI371840B - Method for forming solder balls on a surface of a semiconductor component - Google Patents

Method for forming solder balls on a surface of a semiconductor component

Info

Publication number
TWI371840B
TWI371840B TW097115102A TW97115102A TWI371840B TW I371840 B TWI371840 B TW I371840B TW 097115102 A TW097115102 A TW 097115102A TW 97115102 A TW97115102 A TW 97115102A TW I371840 B TWI371840 B TW I371840B
Authority
TW
Taiwan
Prior art keywords
solder balls
semiconductor component
forming solder
forming
semiconductor
Prior art date
Application number
TW097115102A
Other languages
English (en)
Other versions
TW200945521A (en
Inventor
Chien Hung Chen
Original Assignee
Powertech Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Powertech Technology Inc filed Critical Powertech Technology Inc
Priority to TW097115102A priority Critical patent/TWI371840B/zh
Publication of TW200945521A publication Critical patent/TW200945521A/zh
Application granted granted Critical
Publication of TWI371840B publication Critical patent/TWI371840B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/4824—Connecting between the body and an opposite side of the item with respect to the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73215—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
TW097115102A 2008-04-24 2008-04-24 Method for forming solder balls on a surface of a semiconductor component TWI371840B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW097115102A TWI371840B (en) 2008-04-24 2008-04-24 Method for forming solder balls on a surface of a semiconductor component

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW097115102A TWI371840B (en) 2008-04-24 2008-04-24 Method for forming solder balls on a surface of a semiconductor component

Publications (2)

Publication Number Publication Date
TW200945521A TW200945521A (en) 2009-11-01
TWI371840B true TWI371840B (en) 2012-09-01

Family

ID=44869768

Family Applications (1)

Application Number Title Priority Date Filing Date
TW097115102A TWI371840B (en) 2008-04-24 2008-04-24 Method for forming solder balls on a surface of a semiconductor component

Country Status (1)

Country Link
TW (1) TWI371840B (zh)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201128719A (en) * 2010-02-11 2011-08-16 xuan-sheng Wang Method for iron-base powder tin-based composite solder alloy ball and flip-chip ball-implanted method thereof
CN116825752B (zh) * 2023-08-29 2024-02-09 江西兆驰半导体有限公司 一种晶圆及其印刷方法

Also Published As

Publication number Publication date
TW200945521A (en) 2009-11-01

Similar Documents

Publication Publication Date Title
TWI366875B (en) Method of manufacturing semiconductor device
EP2432001A4 (en) METHOD FOR PRODUCING A SEMICONDUCTOR SUBSTRATE
TWI365508B (en) Manufacturing method of semiconductor device
EP1986217A4 (en) PROCESS FOR PRODUCING A SEMICONDUCTOR SUBSTRATE
EP2244301A4 (en) METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
EP2449593A4 (en) METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
EP2449595A4 (en) METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
EP2449594A4 (en) MANUFACTURING METHOD FOR SEMICONDUCTOR COMPONENT
EP2406826A4 (en) MANUFACTURING METHOD FOR SEMICONDUCTOR COMPONENT
GB0616116D0 (en) A method of forming a component on a substrate
HK1146764A1 (zh) 用於製造半導體部件的方法及其結構
SG10201403913PA (en) Method for manufacturing semiconductor device
EP2360719A4 (en) EPITAXIAL SUBSTRATE FOR ELECTRONIC DEVICE AND METHOD FOR MANUFACTURING THE SAME
HRP20191441T1 (hr) Postupak dobivanja kontaktnog područja elektronske komponente
EP2157841A4 (en) MOUNTING DEVICE FOR A SOLDERING BALL
EP2472604A4 (en) METHOD FOR PRODUCING A SEMICONDUCTOR SUBSTRATE AND METHOD FOR PRODUCING A LIGHT-EMITTING DEVICE
EP2244305A4 (en) METHOD FOR PRODUCING A SEMICONDUCTOR COMPONENT
EP2405474A4 (en) BOSS, METHOD FOR FORMING BOSS AND METHOD FOR MOUNTING SUBSTRATE COMPRISING BOSS FORMED ON IT
EP2487709A4 (en) METHOD OF MANUFACTURING A SEMICONDUCTOR COMPONENT
SG10201405439UA (en) Method for bonding of chips on wafers
EP2515328A4 (en) METHOD FOR PRODUCING A SEMICONDUCTOR COMPONENT
EP2270839A4 (en) METHOD FOR MANUFACTURING A BONDED SUBSTRATE
EP2454750A4 (en) METHOD FOR DRYING A SEMICONDUCTOR WAFERS
EP2461654A4 (en) WIRING SUBSTRATE AND METHOD FOR MANUFACTURING THE WIRING SUBSTRATE
EP2251895A4 (en) METHOD FOR MANUFACTURING BOUND PLATE

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees