TWI343621B - Method of forming composite opening and method of dual damascene process using the same - Google Patents

Method of forming composite opening and method of dual damascene process using the same Download PDF

Info

Publication number
TWI343621B
TWI343621B TW96106942A TW96106942A TWI343621B TW I343621 B TWI343621 B TW I343621B TW 96106942 A TW96106942 A TW 96106942A TW 96106942 A TW96106942 A TW 96106942A TW I343621 B TWI343621 B TW I343621B
Authority
TW
Taiwan
Prior art keywords
layer
opening
trench
gas
forming
Prior art date
Application number
TW96106942A
Other languages
Chinese (zh)
Other versions
TW200837877A (en
Inventor
Hong Ma
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to TW96106942A priority Critical patent/TWI343621B/en
Publication of TW200837877A publication Critical patent/TW200837877A/en
Application granted granted Critical
Publication of TWI343621B publication Critical patent/TWI343621B/en

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Description

1343621 UMCD-2006-0271 21932twf.doc/n 九、發明說明: 【發明所屬之技術領域】 本發明是有關於一種半導體製程’且特別是有關於一種複 合開口的形成方法及應用此方法之雙重金屬鑲嵌製程。 【先前技術】 隨著半導體元件積集度的提升’多重金屬内連線的使用愈 來愈廣泛。通常,多重金屬内連線的金屬層的阻值愈低,則元1343621 UMCD-2006-0271 21932twf.doc/n IX. Description of the Invention: [Technical Field] The present invention relates to a semiconductor process and in particular to a method for forming a composite opening and a double metal using the same Mosaic process. [Prior Art] As the degree of integration of semiconductor elements has increased, the use of multiple metal interconnects has become more widespread. Generally, the lower the resistance of the metal layer of the multiple metal interconnect, the element

件的可靠度愈高’元件的效能愈好。在金屬材料中,銅金屬的 阻值低’非常是適合用作多重金屬内連線,但,由於銅金屬難 以傳統的微影蝕刻技術來圖案化,因而發展出—種稱之為雙重 金屬鑲嵌製程。 又 雙重金屬鑲嵌製程是一種在介電層中形成溝渠與介層窗 開口,再回填金屬,以形成金屬導線與介層窗的技術。雙重金 屬職製㈣紐有許錄,有的是在介巾絲成介層窗 開口’再形成溝渠;有的則是先形成溝渠,再形成介層窗。The higher the reliability of the piece, the better the performance of the component. Among metal materials, the low resistance of copper metal is very suitable for use as a multi-metal interconnect. However, since copper metal is difficult to be patterned by conventional lithography, it has been developed as a double damascene. Process. A dual damascene process is a technique for forming trenches and via openings in a dielectric layer and then backfilling the metal to form metal and vias. The dual-metal system (4) has a record, and some form a ditch in the opening of the smuggling layer window; some form a ditch first, and then form a via window.

=形成介層細口再形成溝渠方法來進行雙重金屬鎮 二二二日^ ’在形成溝渠的蝴練巾,介層窗開σ下方所對廣 =屬層可能也會遭受侧的破壞,而造成元件電性上的^ U)2 為了避免介層窗開口下方所對應的金屬層 種方法刻過程中遭受_的破壞,目前已知的- 層窗開口 VI填介層窗開口110之後,先在介 所對麻齡h真冓填層 以避免介層窗開σ u〇下方 〜、金萄層102遭受钱刻的破壞。然而,此方法常备 5 UMCD-2006-0271 21932twf.d〇c/n 溝填層112的遮蔽效應(shadowjj^g effect) ’而在後續餘刻形成 溝渠120之後’在介層窗開口 u〇頂角11〇a處殘留柵攔(fence) 狀的介電層106a,造成元件可靠度的問題。然而,要消除柵 欄狀的介電層常面臨許多的困難。藉由調整溝填層的高度來避 免概欄狀介電層的形成是一種可以採行的方法,但是由於蝕刻 均勻度不佳以及微負載效應(micr〇bading effect)的影響,在基 底中心處的溝填層的厚度與基底邊緣處的溝填層的厚度,或是 密集區域的溝填層的厚度與基底疏鬆區域的溝填層的厚度常 有著極大的差異,使得製程的空間0r〇cess wind〇w)非常狹小。 另一方面’請參照圖2,若是為了避免在蝕刻的過程中形 成柵襴狀的介電層’而採用少聚合物之蝕刻劑來進行溝渠的蝕 刻製权,則溝渠120頂角120a處的介電層106會因為沒有聚 合物的保護而遭受蝕刻劑的破壞,造成溝渠12〇頂角12〇a圓 化的現象。當後續沈積的金屬層122填入此頂角圓化的溝渠之 後,相鄰的兩個雙重金屬鑲嵌結構,可能會因此而橋接。 【發明内容】 本發明的目的就是在提供一種雙重金屬鑲嵌結構的製造 方法,其可以避免溝渠頂角圓化的現象,防止相鄰的兩個雙重 金屬鑲嵌結構發生橋接的現象。 、本發明的又一目的是提供一種雙重金屬鑲嵌結構的製造 方法,其可以避免形成柵欄狀的介電層。 本發明之再一目的是提供一種複合開口的形成方法,其可 以避免寬開σ頂角圓化現象且可避免窄開口頂角形成栅搁狀 的凸起。 1343621 UMCD-2006-0271 21932twf.doc/n 本發明提出一種雙重金屬鑲嵌製程。此方法是在) 襯層的基底上形成介電層,並在其中形成—介層窗^口已形, 出基底上的婦。接著,在介層窗開D中填人」溝^層〇並^ 底上形成一阻抗層。之後,進行一微影與钱刻製程,、二在 層令形成一溝渠,並使得留下之溝填層呈拱頂狀,其中在^' 蝕刻製程時,該溝填材料層之蝕刻速率大於該阻抗層者。2 後,去除溝填層、阻抗層與介層窗開口所 Υ羞 渠與介層窗開口中形成—導電層。 再於4 —依照本發明實施例所述’上述之雙重金屬鑲嵌製程令,在 進行蝕刻製程時,溝填層/阻抗層之蝕刻選擇比為3至丨」。 依照本發明實施例所述,上述之雙重金屬鑲嵌製程中, 在進行蝕刻製程時,溝填層之蝕刻率大於介電層之蝕刻率。 、/依照本發明實施例所述,上述之雙重金屬鑲嵌製程中,在 進仃餘刻製程時,溝填層/介電層之綱選擇比為u至2。 ^依照本發明實施例所述,上述之雙重金屬鑲嵌製程中,阻 抗層之蝕刻率大於介電層之蝕刻率。 、>依照本發明實施例所述,上述之雙重金屬鑲嵌製程中,在 進竹蝕刻製程時之蝕刻氣體不含氧氣。 /依照本發明實施例所述,上述之雙重金屬鑲嵌製程中, 進仃钱刻製程時所使㈣氣體包括氣煙。 h依f、本發明實施例所述,上述之雙^金屬鑲嵌製程中, 進^^製料所的氣體還包括-載氣。 進行發,施例所述’上述之雙重金屬鑲彼製程中,在 〆、矛王時所使用的氣體還包括—調整氣體。依照本發明 1343621 UMCD-2006-0271 2l932twf.doc/n ==之雙重金屬鎮嵌製程中’介電層之材質包括 在形雙重金屬鑲嵌製程更包括 ㈣战〜丨^開日之别,在介電層上形成頂蓋層。 依照本發明實施例所述,上述之雙重金屬鎮 填材料包括無抗反射特性之聚合物。 U中,溝 料声本種複合開叫形成方法。在基底上形成—材 f溝填層。繼之,在基底上形成-阻抗ί覆 Ϊ層。接著,進行-微影與靖程,以在材:;=與; 二=___’並留下之溝填層呈拱頂狀^ : Ζ製程時,溝填層之_速率大於阻抗層者。1後 填層與阻抗層’裸露出寬開口卿開口,_賴H口除溝 在進明實施例所述’上述之複合開σ_成方法中, 在進仃_製辦’溝填層/阻抗層之綱選擇 依照本發明實施例所述,上述之複合開口的形成方+ 進行_製料,溝填層之_較於材料層者’ 依照本發明實施例所述,上述之複合開口的曰 程時,溝填層/材料層之蝴選擇比為1.2至2。’ 依知本發明實施例所述’上述之複合開 阻抗層之糊率纽材料狀蝴率。 / ' ’ 溝殖例所述’上述之複合開°的形成方法中, /、曰之材貝包括無抗反射特性之聚合物。 依照本發明實施例所述,上述之複合開口的形成方法 UMCD-2006-0271 21932twf.d〇c/n 中’在進行姓刻製程時所使用的氣體包括氟烴。 依照本發明實施例所述,上述之複合開口的形成方法 中,在進行蝕刻製程時所使用的氣體還包括一載氣。 / 依照本發明實施例所述,上述之複合開口的形成方法中, 在進行餘刻製程時所使用的氣體還包括一調整氣體。 本發明之雙重金屬鑲嵌結構的製造方法,其可以避免溝竿 頂角圓化的現象,防止相_兩個雙重金屬鑲嵌結構發生橋^ 的現象且可以避免介層窗開口頂角形成栅搁狀的介電層。^ 本發明之複合開口的形成方法,其可以避免寬開口曰 化現象且可避免窄開口頂角形成柵攔狀的凸起。 “為讓本發明之上述和其他目的、特徵和優點能更明 文轉紐實糊’並配合觸圖^,料細說明如下。 【實施方式】 實施例一 一請參照® 3A ’本實施例之雙重金屬鑲嵌結構是形成在一 基底3〇0上。此基底3〇〇上已形成一導電層撕且導電^ 3〇2上已覆蓋-襯層304。基底遍例如是—半導體 : :基:!=_上树基底。導電層搬例如是,内ΐ f在導電層302上的概層304可用以_ ,η德’其材質例如是—層氮切層,形成的方法例女 相沈積法。在襯層綱上形成—層介電層3G6,翔 數材料。低介電常數材料為介電常數低於z :=物爾FSG);石夕倍半氧化物如心 ° 物(ydr〇gen Sllsesquioxnane HSQ)、甲基石夕倍半氧化 UMCD-2006-027 丨 21932twf.doc/n 物(Methyl silsesquioxane ’ MSQ)與混合有機矽烧聚合物 (Hybrido-organo siloxane polymer,HOSP);芳香族碳氫化合物 (Aromatic hydrocarbon)如 SiLK ; 有機石夕酸鹽玻璃 (Organosilicate glass)如碳黑(black diamond,BD)、3MS、4MS ; 聚對二甲苯(Parylene);氟化聚合物(Fluoro-Polymer)如 PFCB、 CYTOP、Teflon ;聚芳醚(Poly(arylethers))如 PAE-2、FLARE ; 多孔聚合物(Porous polymer)如 XLK、Nanofoam、Awrogel ;= Forming a fine layer of pores and then forming a trench to carry out a double metal town on February 22nd. 'In the formation of a ditch of a ditch, the layer below the opening σ may also suffer side damage, resulting in damage In order to avoid the damage caused by the metal layer method under the opening of the via window, the currently known - layer window opening VI fills the window opening 110, first The media is filled with the 麻 h h 以避免 以避免 以避免 以避免 以避免 以避免 以避免 以避免 以避免 以避免 以避免 以避免 以避免 以避免 以避免 以避免 以避免 以避免 以避免 、 、 、 、 、 、 、 However, this method is always provided with the shadowing effect of the UMCD-2006-0271 21932 twf.d〇c/n trench fill layer 112, and after forming the trench 120 in the subsequent remainder, the opening in the via window is completed. A fence-like dielectric layer 106a remains at the corner 11〇a, causing a problem of component reliability. However, there are often many difficulties in eliminating the dielectric layer of the grid. Avoiding the formation of the dielectric layer by adjusting the height of the trench fill layer is a method that can be adopted, but at the center of the substrate due to poor etching uniformity and micr〇bading effect The thickness of the trench fill layer and the thickness of the trench fill layer at the edge of the substrate, or the thickness of the trench fill layer in the dense region and the thickness of the trench fill layer in the loose region of the substrate are often greatly different, so that the process space is 0r〇cess Wind〇w) is very small. On the other hand, 'please refer to FIG. 2, if the etchant of less polymer is used to etch the trenches in order to avoid the formation of a gate-like dielectric layer during etching, then the apex angle 120a of the trench 120 is The dielectric layer 106 is subjected to etchant destruction due to the absence of polymer protection, resulting in a rounded corner 12 of the trench 12 being rounded. When the subsequently deposited metal layer 122 is filled into the apex rounded trench, the adjacent two dual damascene structures may be bridged accordingly. SUMMARY OF THE INVENTION It is an object of the present invention to provide a method of fabricating a dual damascene structure that avoids the rounding of the apex angle of the trench and prevents bridging of adjacent two dual damascene structures. It is still another object of the present invention to provide a method of fabricating a dual damascene structure that avoids the formation of a barrier-like dielectric layer. It is still another object of the present invention to provide a method of forming a composite opening which avoids the wide opening σ apex rounding phenomenon and which avoids the narrow opening apex angle to form a grid-like projection. 1343621 UMCD-2006-0271 21932twf.doc/n The present invention proposes a dual damascene process. In this method, a dielectric layer is formed on the substrate of the underlayer, and a via is formed therein, and the surface is formed on the substrate. Next, a dielectric layer is formed in the via opening D to form a resistive layer on the bottom. Thereafter, a lithography and engraving process is performed, and a trench is formed in the layer, and the trench is left in a dome shape, wherein the etching rate of the trench material layer is greater than that in the etching process The impedance layer. After 2, the trench layer, the resistive layer and the via opening are formed to form a conductive layer in the opening of the via and the via window. Further, in the above-described double damascene process, the etching selectivity of the trench fill layer/impedance layer is 3 to 丨" in the etching process. According to the embodiment of the present invention, in the double damascene process, the etching rate of the trench fill layer is greater than the etching rate of the dielectric layer during the etching process. According to the embodiment of the invention, in the double damascene process described above, the trench fill/dielectric layer selection ratio is u to 2 during the process of the engraving process. According to an embodiment of the invention, in the double damascene process described above, the etching rate of the resistive layer is greater than the etching rate of the dielectric layer. According to an embodiment of the invention, in the double damascene process described above, the etching gas during the etching process is free of oxygen. / In accordance with an embodiment of the present invention, in the above-described dual damascene process, the gas is included in the process of cutting into the process, and the gas is included in the gas. According to the embodiment of the present invention, in the above-mentioned double metal inlay process, the gas fed into the material further includes a carrier gas. In the above-mentioned double metal inlay process, the gas used in the scorpion and spear king also includes - adjusting gas. According to the invention 1343321 UMCD-2006-0271 2l932twf.doc/n == double metal bonding process in the 'dielectric layer material including the shape of the double damascene process more includes (four) war ~ 丨 ^ open day, in the A cap layer is formed on the electrical layer. According to an embodiment of the invention, the double metal filler material described above comprises a polymer having no anti-reflective properties. In U, the method of forming the compound opening and opening of the groove material. A material f groove is formed on the substrate. Following this, an -impedance 覆 layer is formed on the substrate. Then, carry out - lithography and Jing Cheng, in the material:; = and; two = ___' and leave the trench filling in the shape of a dome ^: Ζ process, the groove _ rate is greater than the impedance layer. 1 After the filling layer and the impedance layer 'naked wide open opening, _ La H 除 沟 在 进 进 进 进 进 进 ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' 上述 上述 上述 上述The selection of the impedance layer is as follows according to the embodiment of the present invention, the formation of the composite opening is performed, and the formation of the trench is compared with that of the material layer, according to the embodiment of the present invention, During the process, the butterfly fill/material layer has a butterfly selection ratio of 1.2 to 2. According to the embodiment of the present invention, the above-mentioned composite open impedance layer has a paste rate. / ' ' In the method of forming the above-mentioned composite opening, the material of /, 曰 包括 includes a polymer having no anti-reflection property. According to an embodiment of the present invention, the above-described method for forming a composite opening UMCD-2006-0271 21932 twf.d〇c/n includes a fluorocarbon used in the process of performing a surname process. According to the embodiment of the present invention, in the method of forming the composite opening, the gas used in the etching process further includes a carrier gas. In the method for forming a composite opening according to the embodiment of the present invention, the gas used in performing the remnant process further includes an adjustment gas. The manufacturing method of the double damascene structure of the invention can avoid the phenomenon that the apex angle of the trench is rounded, prevent the phenomenon of the bridge between the two double damascene structures, and can prevent the top corner of the opening of the via window from forming a grid matte shape. Dielectric layer. The method of forming the composite opening of the present invention can avoid wide opening deuteration and can avoid the formation of gate-like projections at the narrow opening apex angle. In order to make the above and other objects, features and advantages of the present invention more apparent and in conjunction with the touch map, the details are as follows. [Embodiment] For the first embodiment, please refer to ® 3A 'This embodiment The double damascene structure is formed on a substrate 3〇0. A conductive layer is formed on the substrate 3, and the wiring layer 304 is covered on the conductive layer 3. The substrate is, for example, a semiconductor: base: !=_Upper tree substrate. The conductive layer is carried out, for example, the layer 304 of the inner ΐ f on the conductive layer 302 can be used as _, η德', the material is, for example, a layer of nitrogen cut, forming a method of female phase deposition Forming a dielectric layer 3G6 on the lining layer, a material of the number. The low dielectric constant material has a dielectric constant lower than z: = erg FSG); the shixi sesquioxide as a heart material (ydr〇) Gen Sllsesquioxnane HSQ), methyl sulfonate semi-oxidized UMCD-2006-027 丨21932twf.doc/n (Methyl silsesquioxane 'MSQ) and hybrid organic argon polymer (HOSP); aromatic carbon Aromatic hydrocarbons such as SiLK; Organosilicate glass (Organosilicate) Glass) such as black diamond (BD), 3MS, 4MS; Parylene; Fluoro-Polymer such as PFCB, CYTOP, Teflon; Poly(arylethers) PAE-2, FLARE; Porous polymer such as XLK, Nanofoam, Awrogel;

Coral等。在一實施例中’在介電層3〇6上還形成頂蓋層3〇8, 其材質包括氮化矽、碳化矽、碳氧化矽(Sic〇)、碳氮化矽 (SiCN)、碳氮氧化矽(SiCN0)、氮氧化矽等,形成的方法例如 是化學氣相沈積法。 之後,請參照圖3B,進行微影、蝕刻製程,以在介電層 306中形成介層窗開0 31〇。#刻製程的敍刻氣體例如是 CFVAr/N2或是CHFVAr/N2。接著’在介層窗開口 31〇中填入 二溝填層312。此溝填| 312沈積的均勻度佳,在密集區與疏 鬆區的差異小。溝填層312之材f包括無抗反射特性之聚合 物’例如是GF43以及DUV52 ’形成的方法例如是旋轉塗佈 法。 ★其後,請參照圖3C,去除部分的溝填層312,留下介層 口 310之中的溝填層312a。留下來的溝填層犯&可以是 ^有呈平坦之表面者,或是呈射邊高的凹陷表 i其广^〃的轉層312的方法可以制雜刻法。接著, 留搶ί形成阻抗層314,例如是底層抗反射層(BARC)。 留下的溝填層312a ’其高度並無特別的限制,可以是h〗或是 UMCD-2006-0271 21932txvf.doc/, h2(以虛線表示之)。溝填層312回钕的均句度佳,留在 與疏鬆區的溝填層312a並無太大的差異,因此,$成 勻度佳且表面非常平坦’故,後續微影製= 二。二面士的南度向低起伏不平而影響其圖案化的品 貝。〗’在阻抗|314上形成一層圖案化的光阻層316。此 光阻層316具有-開口圖㈣8,此開口圖案318為預 電層300中形成溝渠之圖案。 、 其後,請參照圖3D,以光阻層316為罩幕,餘刻阻抗芦 3Μ與介電層306 ’以將開口圖案318轉移至介電層迎,; 在其中形成-溝渠320。此溝渠wo與介層窗開口 31〇連通。 在進行侧製㈣,溝填層312a之似彳速率切阻抗層314 之細速率,且料層312a之似稗大於介鶴鳥^刻 率。較佳的是溝填層312a之钱刻率大於阻抗^ 314之触刻速 率’且阻抗層314之侧速率大於介電層3%之侧率。溝 層312a/阻抗g 314之侧選擇比例如是3幻],且溝填層 312a/介電層306之姓刻選擇比例如是丨2至2。在一實施^ 中,此侧製程是㈣祕㈣財可㈣餘乡聚合物之钱 刻氣體,例如是以不含氧氣的氣體來做為蝕刻劑,如氟煙。氣 te是選自於CF4、CF#、CHJ2、CFH3及其混合物所組成之 族群。在一實例中,是在250毫托下,以l55sccm之CF4以及 95SCCm之CFsH做為蝕刻氣體進行蝕刻製程。在另一^施例 中,此蝕刻製程所使用之蝕刻氣體除了氟烴之外,還可【含載 氣例如是氬。在又一實施例中,除了氟烴以及载氣之外,^可 再加入調整氣體例如是氮氣或一氧化碳。 1343621 UMCD-2006-0271 2l932twf doc/n 由於在蝕刻的過程中所選用的蝕刻氣體為可以形成較多 聚合物之蝕刻氣體,其在蝕刻過程中所形成的聚合物可以保護 溝渠頂角處的介電層不受敍刻的破壞,因此,不會有溝渠頂角 圓化所造成的橋接問題。另一方面,由於溝填層312a之姓刻 率大於阻抗層314以及介電層306之姓刻率,因此,在钱刻的 過程中,一旦裸露出溝填層312a,溝填層312a將很快被蝕刻, 使得蝕刻製程之後所留下之溝填層312b呈拱頂狀。當溝填層 312a的高度較高’為比時,留下之溝填層312b如C1 ;當溝 填層312a的高度較低,為h2時,留下之溝填層312b如c2(以 虛線表示之)。不論是溝填層312b為C1或C2,均不會有溝填 層遮蔽效應,在介層窗開口 310的頂角處不會殘留柵攔狀的介 電層。 接著,請參照圖3E,去除光阻層316、阻抗層314以及 溝填層312b。在一實施例中,光阻層316 '阻抗層314以及溝 填層312b可以同時去除,例如是以氡電漿灰化法來完成之。 之後’去除介層窗開口 310所裸露出來的襯層3〇4。其後,在 基底300上形成導電層322,填入於溝渠32〇與介層窗開口 31〇 之中。通常,導電層322包括金屬層324以及阻障層326。阻 障層326之材質例如是氮化鈦或是氮化组。金屬層例如是 銅金屬層。 之後,請參照圖3F,移除部分的導電層322,留下溝渠 320以及介層窗開口 310之中的導電層322a,此導電層322& 包括金屬層324a以及阻障層326a。移除的方法可以採用化學 機械研磨法。在進行研磨的過程中,可以頂蓋層3〇8做為研磨 12 1343621 UMCD-2006-0271 21932twf.doc/n 終止層,避免基底300上密集區與疏鬆區研磨速率不同所導致 的介電層306被過度研磨的問題。 實施例二 圖4A至4D是繪示本發明實施例之一種形成複合開口的 流程剖面示意圖。Coral et al. In an embodiment, a cap layer 3 〇 8 is further formed on the dielectric layer 3 , 6 , and the material thereof includes tantalum nitride, tantalum carbide, bismuth carbon oxide (Sic〇), tantalum carbonitride (SiCN), carbon. A method of forming cerium oxynitride (SiCN0), cerium oxynitride or the like is, for example, a chemical vapor deposition method. Thereafter, referring to FIG. 3B, a lithography and etching process is performed to form a via opening in the dielectric layer 306. The engraved gas of the engraving process is, for example, CFVAr/N2 or CHFVAr/N2. Next, a trench drapery 312 is filled in the via opening 31A. This trench fill | 312 has a good uniformity of deposition and a small difference between the dense region and the loose region. The material f of the trench fill layer 312 includes a polymer having no anti-reflection characteristics, e.g., a method of forming GF43 and DUV52, for example, a spin coating method. ★ Thereafter, referring to Fig. 3C, a portion of the trench fill layer 312 is removed, leaving a trench fill layer 312a in the via 310. The remaining trench fills can be made by a method with a flat surface or a concave surface with a high edge. Next, the resist layer 314 is formed, for example, the underlying anti-reflective layer (BARC). The height of the remaining landfill 312a' is not particularly limited and may be h or UMCD-2006-0271 21932txvf.doc/, h2 (indicated by a broken line). The grooved layer 312 has a good degree of uniformity, and is not much different from the grooved layer 312a of the loose area. Therefore, the degree of formation is good and the surface is very flat. Therefore, the subsequent lithography system = two. The south of the two-faced gentleman undulates and affects its patterned shell. A patterned photoresist layer 316 is formed on the impedance |314. The photoresist layer 316 has an opening pattern (4) 8, which is a pattern of trenches formed in the pre-charge layer 300. Thereafter, referring to FIG. 3D, the photoresist layer 316 is used as a mask, and the resist layer 3 Μ and the dielectric layer 306 ′ are used to transfer the opening pattern 318 to the dielectric layer, and the trench 320 is formed therein. The trench wo is in communication with the via opening 31. In the lateral system (4), the trench fill layer 312a has a fine rate of the resistive rate of the resistive layer 314, and the layer 312a has a 稗-like ratio greater than that of the crane. Preferably, the landfill layer 312a has a higher engraving rate than the resistive rate of the impedance 314 and the side velocity of the resistive layer 314 is greater than 3% of the dielectric layer. The side selection ratio of the trench layer 312a/impedance g 314 is, for example, 3 phantoms, and the gate selection ratio of the trench fill layer 312a/dielectric layer 306 is, for example, 丨2 to 2. In an implementation, the side process is (4) secret (four) financial (4) Yuxiang polymer money engraving gas, for example, using oxygen-free gas as an etchant, such as fluorine smoke. The gas te is selected from the group consisting of CF4, CF#, CHJ2, CFH3 and mixtures thereof. In one example, an etching process is performed at 150 mTorr with CF4 of 15 sccm and CFsH of 95 SCCm as an etching gas. In another embodiment, the etching gas used in the etching process may be, in addition to a fluorocarbon, a carrier gas such as argon. In still another embodiment, in addition to the fluorocarbon and the carrier gas, an additional adjustment gas such as nitrogen or carbon monoxide may be added. 1343621 UMCD-2006-0271 2l932twf doc/n Since the etching gas selected during the etching process is an etching gas which can form more polymer, the polymer formed during the etching process can protect the interface at the top corner of the trench. The electrical layer is not destroyed by the engraving, so there is no bridging problem caused by the rounding of the top corner of the ditch. On the other hand, since the surname ratio of the trench fill layer 312a is greater than the surname ratio of the resistive layer 314 and the dielectric layer 306, the trench fill layer 312a will be very dense once the trench fill layer 312a is exposed during the engraving process. It is etched so that the trench fill 312b left after the etching process is dome-shaped. When the height of the trench fill layer 312a is higher than the ratio, the trench fill layer 312b is left as C1; when the height of the trench fill layer 312a is low, when h2 is left, the trench fill layer 312b is left as c2 (with a dotted line) Express it). Regardless of whether the trench fill layer 312b is C1 or C2, there is no trench fill shadowing effect, and no barrier-like dielectric layer remains at the top corner of the via opening 310. Next, referring to FIG. 3E, the photoresist layer 316, the resistive layer 314, and the trench fill layer 312b are removed. In one embodiment, the photoresist layer 316' resistive layer 314 and the trench layer 312b can be removed simultaneously, for example, by tantalum plasma ashing. The liner 3〇4 exposed by the via opening 310 is then removed. Thereafter, a conductive layer 322 is formed on the substrate 300 and filled in the trench 32 and the via opening 31A. Typically, conductive layer 322 includes a metal layer 324 and a barrier layer 326. The material of the barrier layer 326 is, for example, titanium nitride or a nitrided group. The metal layer is, for example, a copper metal layer. Thereafter, referring to FIG. 3F, a portion of the conductive layer 322 is removed, leaving a trench 320 and a conductive layer 322a among the via openings 310. The conductive layer 322& includes a metal layer 324a and a barrier layer 326a. The method of removal can be by chemical mechanical polishing. During the grinding process, the cap layer 3〇8 can be used as the polishing layer 12 1343621 UMCD-2006-0271 21932 twf.doc/n termination layer to avoid the dielectric layer caused by the different polishing rate of the dense region and the loose region on the substrate 300. 306 was overgrinded. Embodiment 2 Figs. 4A to 4D are schematic cross-sectional views showing a process of forming a composite opening according to an embodiment of the present invention.

請參照圖4A,在基底400上形成一層材料層4〇6,其材 貝並無特別之限制’例如是一層介電層如氧化石夕層或是預定形 成複合開口之任何材質,其形成的方法例如是化學氣相沈積 法。之後,進行微影、蝕刻製程,以在材料層4〇6中形成窄開 口 410。_製程的蝴氣體與介電層之材f有關。當材料層 為氧化矽時,蝕刻的氣體例如是CF4/Ar/N2或是 CHiyAr/N2。接著,在窄開口 410中填入一溝填層412。此溝 填層412沈積的均勻度佳’在密集區與疏鬆區的差異小。溝填 層412之材質包括無抗反射特性之聚合物,例如是gf43以及 DUV52 ’形成的方法例如是旋轉塗佈法。Referring to FIG. 4A, a material layer 4〇6 is formed on the substrate 400, and the material is not particularly limited. For example, a dielectric layer such as a oxidized stone layer or any material which is intended to form a composite opening is formed. The method is, for example, a chemical vapor deposition method. Thereafter, a lithography and etching process is performed to form a narrow opening 410 in the material layer 4〇6. The butterfly gas of the process is related to the material f of the dielectric layer. When the material layer is yttrium oxide, the etched gas is, for example, CF4/Ar/N2 or CHiyAr/N2. Next, a trench fill 412 is filled in the narrow opening 410. The uniformity of deposition of this trench 412 is small in the difference between the dense region and the loose region. The material of the trench fill layer 412 includes a polymer having no anti-reflection property, and a method of forming, for example, gf43 and DUV52' is, for example, a spin coating method.

其後,請參照圖4B,去除部分的溝填層412,留下窄開 口 之㈣溝填層412a。冑下來的溝填層412a可以是具有 大致呈平坦之表面者,或是呈現巾_兩邊高_陷表面。去 除部分的溝填層412的方法可以採用回爛法。接著,在基底 働上形成阻抗層(BARC)4!4。由於溝填層仙的高度並無 特別的聞,可以是h3或h4〇X虛線表示之)。溝填層412回餘 的均勻度佳’留在密集區與疏鬆區的溝填層仙並無太大的 差異,因此,後續形成的阻抗層414 _勻度佳且表面非常平 坦’故,後顧影製料會因絲絲Μ的高度高低起伏不 13 1343621 WVICD-2006-0271 21932twf.doc/n 平而影響其圖案化的品質。之後,在阻抗層414上形成—層圖 • 案化的光阻層仙。此光阻層416具有—開口圖案418,此開 口圖案418為預定在材料層406中形成寬開口之圖案。 其後’請參照4C,以光阻層416為罩幕,钱刻阻抗層 . 414與材料層406,以將開口圖案418轉移至材料層406,而 在其中形成一寬開口 420。此寬開口 42〇與窄開口 41〇連通。 在進行蝕刻製程時,溝填層412a之蝕刻速率大於阻抗層414 φ 之蝕刻速率,且溝填層412a之姓刻率大於材料層406之蚀刻 率。較佳的是溝填層412a之蝕刻率大於阻抗層414之蝕刻速 率之钱刻速率’且阻抗層414之敍刻速率大於材料層之姓 刻率。溝填層412a/阻抗層414之蝕刻選擇比例如是3至u, 且溝填層412a/材料層406之蝕刻選擇比例如是u至2。在一 實施例中,材料層406為氧化矽,此蝕刻製程是使用在蝕刻過 程中可以形成較多聚合物之蝕刻氣體,例如是以不含氧氣的氣 體來做為蝕刻劑,如氟烴。氟烴是選自於cf4、cf3H、CH2F2、 CFH3及其混合物所組成之族群。在一實例中,是在250毫托 鲁下,以155sccm之CF4以及95sccm之CF3H做為钱刻氣體進 行蝕刻製程。在另一實施例中,此蝕刻製程所使用之蝕刻氣體 除了氟烴之外,還可包含載氣例如是氬。在又一實施例中,除 了氟烴以及載氣之外’還可再加入調整氣體例如是氮氣或一氡 化碳。由於在蝕刻的過程中所選用的蝕刻氣體為可以形成較多 聚合物之钱刻氣體,其在蝕刻過程中所形成的聚合物可以保護 見開口頂角處的材料層不受餘刻的破壞,因此,不會有寬開口 頂角圓化的問題。另一方面,由於溝填層412a之钱刻率大於 14 1343621 UMCD-2006-0271 21932twf.doc/n 阻抗層414以及材料層406之餘刻率,因此,在餘刻的過程中, 一旦裸露出溝填層412a ’溝填層412a將很快被蝕刻,使得行 钱刻製程之後所留下之溝填層412b呈拱頂狀。當溝填層412a 的南度較高’為I13時’留下之溝填層412b如C3 ;當溝填層 412a的高度較低,為比時,留下之溝填層412b如C4(以虛線 表示之)。因此,不論溝填層412b為C3或C4均不會有溝填Thereafter, referring to Fig. 4B, a portion of the trench fill layer 412 is removed, leaving a (4) trench fill layer 412a with a narrow opening. The sloping trench fillet 412a can be either a generally flat surface or a scarf-side high-pitched surface. The method of removing a portion of the trench fill layer 412 may employ a back-breaking method. Next, a resistive layer (BARC) 4!4 is formed on the substrate. Since there is no special smell in the height of the trench fill, it can be represented by h3 or h4〇X dotted line). The uniformity of the backfill layer 412 is good. The difference between the densely packed area and the loose area is not much different. Therefore, the subsequently formed resistive layer 414 is well-formed and the surface is very flat. The shadow material will affect the quality of the pattern due to the height and height of the silk thread. 13 1343621 WVICD-2006-0271 21932twf.doc/n. Thereafter, a layered pattern of photoresist layers is formed on the resistive layer 414. The photoresist layer 416 has an opening pattern 418 which is a pattern intended to form a wide opening in the material layer 406. Thereafter, please refer to 4C, with the photoresist layer 416 as a mask, and the resistive layer 414 and the material layer 406 to transfer the opening pattern 418 to the material layer 406 to form a wide opening 420 therein. This wide opening 42 is in communication with the narrow opening 41. During the etching process, the etch rate of the trench fill layer 412a is greater than the etch rate of the resistive layer 414 φ, and the address of the trench fill layer 412a is greater than the etch rate of the material layer 406. Preferably, the etch rate of the trench fill layer 412a is greater than the etch rate of the etch rate of the resistive layer 414 and the etch rate of the resistive layer 414 is greater than the singularity of the material layer. The etching selectivity ratio of the trench fill layer 412a/resistive layer 414 is, for example, 3 to u, and the etching selectivity ratio of the trench fill layer 412a/material layer 406 is, for example, u to 2. In one embodiment, material layer 406 is tantalum oxide. The etching process uses an etching gas that forms more polymer during the etching process, such as an oxygen-free gas as an etchant, such as a fluorocarbon. The fluorocarbon is a group selected from the group consisting of cf4, cf3H, CH2F2, CFH3, and mixtures thereof. In one example, at 250 mTorr, an etch process is performed using 155 sccm of CF4 and 95 sccm of CF3H as the engraving gas. In another embodiment, the etching gas used in the etching process may include a carrier gas such as argon in addition to the fluorocarbon. In still another embodiment, an adjustment gas such as nitrogen or carbon monoxide may be further added in addition to the fluorocarbon and the carrier gas. Since the etching gas selected during the etching process is a gas which can form more polymer, the polymer formed during the etching process can protect the material layer at the corner of the opening from the residual damage. Therefore, there is no problem that the wide opening angle is rounded. On the other hand, since the money engraving rate of the trench fill layer 412a is greater than the residual ratio of the impedance layer 414 and the material layer 406 of 14 1343621 UMCD-2006-0271 21932 twf.doc/n, therefore, in the process of the remainder, once exposed The trench fill layer 412a' trench fill layer 412a will be etched very quickly, so that the trench fill layer 412b left after the process is in the shape of a dome. When the south of the trench fill layer 412a is 'I13', the trench fill layer 412b is left as C3; when the height of the trench fillet 412a is lower, when the ratio is lower, the trench fillet 412b is left as C4 (for The dotted line indicates it). Therefore, no groove is filled in whether the trench fill layer 412b is C3 or C4.

層所造成的遮蔽效應,在窄開口 410的頂角處不會殘留柵攔狀 的材料層。 接著,請翏照圖 〜/丁、π且增.* v ι-〜几❻4卜M汉 溝填層412b ’裸露出窄開口 410,其與寬開口 42〇共同構成一 複合開π 430。在-實施例中,光阻層416、阻抗層414以及 溝填層412b可以同時去除,例如是以氧電聚灰化法來完成之。 上述之複合開口的製造方法可以用於任 寬開口與窄開口的製程之中。 成The shadowing effect caused by the layer does not leave a barrier layer of material at the top corner of the narrow opening 410. Next, please refer to the figure ~ / D, π and increase. * v ι - ~ a few 卜 4 卜 M gully fill 412b ‘ bare narrow opening 410, which together with the wide opening 42 构成 constitute a composite open π 430. In an embodiment, the photoresist layer 416, the resistive layer 414, and the trench fill layer 412b may be simultaneously removed, such as by oxygen ashing. The above-described method of manufacturing the composite opening can be used in a process of making any opening and narrow opening. to make

本發明之複合開口的製造方法,因為在先軸的窄開口之 ^吏用了侧雜高雜抗層的溝顧,耐侧寬開口之 後,所留下來的溝填層之上表面成拱狀,因此,可避免溝 角圓化的現象,且可以避免窄開σ頂角形成柵攔。、、 本發明之妓金顧綠構的製衫 的介層窗開口之中使用了侧率較高於阻抗層的^在;^ 姓刻寬開口之後,所留下來的溝填層之上表面成餘 可避免溝渠頂角圓化的現象,同時可在 ^少於細鑛,蝴軸 =橋接的現纽可峨介糊明_成栅攔狀^ 15 (*$ 1343621 UMCD-2006-0271 21932twf.doc/n 【圖式簡單說明】 圖1是繪示習知一種雙重金屬鑲嵌製程中形成之栅欄狀 之介電層的剖面示意圖。 圖2是繪示習知一種雙重金屬鑲嵌製程中溝渠頂角圓化 所產生橋接現象的剖面示意圖。 圖3A至3F是繪示本發明實施例之一種雙重金屬鑲嵌製 程的剖面示意圖。 圖4A至4D是繪示本發明實施例之一種複合開口之製程 流程剖面示意圖。 【主要元件符號說明】 1(H、122、324、324a :金屬層 106、306 :介電層 106a :柵欄狀的介電層 110、310 :介層窗開口 110a、120a :頂角 112、312、312a :溝填層 120、320 :溝渠 300 :基底 302 :導電層 304 :襯層 314 :阻抗層 316 :光阻層 318 :開口圖案 322、322a :導電層 326、326a :阻障層 16 (·ςThe manufacturing method of the composite opening of the present invention is because the narrow opening of the prior shaft is used for the side hybrid high-resistance layer, and after the side wide opening is opened, the surface of the remaining trench filling layer is arched. Therefore, the phenomenon that the groove angle is rounded can be avoided, and the narrow opening σ apex angle can be prevented from forming the barrier. In the interlayer window opening of the woven fabric of the present invention, the side surface is higher than the impedance layer, and the surface of the groove is left after the opening is widened. The surplus can avoid the phenomenon of rounding the top corner of the ditch, and at the same time, it can be used in less than fine ore, and the butterfly shaft = bridged, the current can be smashed into a smashed _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a cross-sectional view showing a barrier-like dielectric layer formed in a conventional dual damascene process. FIG. 2 is a schematic view of a conventional dual damascene process trench. 3A to 3F are schematic cross-sectional views showing a dual damascene process according to an embodiment of the present invention. FIGS. 4A to 4D are diagrams showing a process of a composite opening according to an embodiment of the present invention. Schematic diagram of the process. [Main component symbol description] 1 (H, 122, 324, 324a: metal layer 106, 306: dielectric layer 106a: barrier-like dielectric layer 110, 310: via opening 110a, 120a: top Corners 112, 312, 312a: trench fills 120, 320: trench 300: substrate 302: Conductive layer 304: lining 314: resistive layer 316: photoresist layer 318: opening pattern 322, 322a: conductive layer 326, 326a: barrier layer 16 (·ς

Claims (1)

1343621 100-1、17 卜年/月咖修(更)正本 十、申請專利範圍: 1. 一種雙重金屬鑲嵌製程,包括·· •層覆^供一基底,該基底上具有—導電區且該導電區已被1 在該基底上形成一介電層; 該概Ϊ該介電層中形成一介層窗開口,對準該導電區並裸露出 • 在該介層窗開口中填入一溝填層; 在該基底上形成-阻抗層,覆魏介電層與 進行-微影與侧製程,以在該介 成\、, 使留下之該溝填層呈梹頂狀,其中在進行並 層之敍刻速率大於該阻抗層之I虫刻速率; ,…冓填 層;ΪΓ溝填層、該阻抗層與該介層窗如所裸露之細 在該溝渠與該介層窗開口令形成—導電層。 2_如申請專利範圍第1項所述之 在進行飯刻製程時,該溝 ^重至屬鑲耿製程’其中 1.1 〇 韻填層/舰抗層之_選擇比為3 I 3‘如申請專利範圍第^所述之 ί進行_製料,該溝_之_率大於Hi轻之2 在進 至2。 H毒填層"亥介電層之钱刻選擇比為、V 1 · 2ι 17 丄丄 100-1-17 金屬纖程,其中 在進專利範圍第1 2 3項所述之雙重金屬鑲絲程,其中 亥蝕刻製程時之一蝕刻氣體不含氧氣。 在進i 4 5 6專利範81第1項所述之雙重金4鑲銭程,其中 進仃雜刻製㈣所使_氣體包括氟煙。1343621 100-1, 17 Bu dd/month coffee repair (more) original ten, patent application scope: 1. A dual damascene process, comprising: • covering a substrate, the substrate has a conductive region and the a conductive layer has been formed on the substrate by a dielectric layer; a dielectric opening is formed in the dielectric layer, and the conductive region is aligned and exposed; • a trench is filled in the via opening Forming a resistive layer on the substrate, covering the Wei dielectric layer and performing a lithography and side process, so that the trench is left in a dome shape, wherein The sculpt rate of the layer is greater than the I insect engraving rate of the impedance layer; , 冓 冓 ΪΓ ΪΓ; ΪΓ 填 填 、 ΪΓ ΪΓ ΪΓ ΪΓ ΪΓ ΪΓ 填 填 填 填 填 填 填 填 填 填 填 填 ΪΓ ΪΓ ΪΓ ΪΓ ΪΓ ΪΓ ΪΓ ΪΓ ΪΓ ΪΓ ΪΓ ΪΓ ΪΓ - a conductive layer. 2_If the cooking process is carried out as described in item 1 of the patent application, the ditch is heavy to the inlaid process> wherein 1.1 of the rhyme-filled layer/ship anti-layer is selected as 3 I 3' In the patent range, the _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ The H-toxic filling layer "Hai dielectric layer of the money engraving selection ratio, V 1 · 2ι 17 丄丄 100-1-17 metal fiber, which is in the patent range of the first two-metal wire In the process, one of the etching gases does not contain oxygen. In the double gold 4 inlay process described in Item 1 of Patent No. 81, the qi gas includes fluorine flue gas. 在、隹> %專她圍第7項所述之雙重金屬鑲練程,其中 仃该蝕刻製程時所使用的氣體還包括一載氣。 在淮二如巾料她圍第8項所述之雙重金屬鑲嵌製程,其中 友2 刻製铨時所使用的氣體還包括一調整氣體,該調整 軋體包括氮氣或-氧化碳。 ω·如申請專利範圍第】項所述之雙重金屬镶嵌製程, ’、该介電層之材質包括低介電常數材料。 11.如申请專利範圍第1項所述之雙重金屬鑲嵌製程, ^括在形成該介層窗開口之前,在該介電層上形成一頂蓋 層0The 隹>% specializes in the double metal inlay described in item 7, wherein the gas used in the etching process also includes a carrier gas. In Huai Erru, she used the double damascene process described in item 8, wherein the gas used in the preparation of the crucible also includes a conditioning gas, which includes nitrogen or carbon monoxide. ω· The double damascene process described in the scope of the patent application, wherein the material of the dielectric layer comprises a low dielectric constant material. 11. The dual damascene process of claim 1, wherein a cap layer is formed on the dielectric layer before forming the via opening. 18 1 u·如申請專利範圍第1項所述之雙重金屬鑲嵌製程, 2 /、忒溝填材料包括無抗反射特性之聚合物。 3 13· 一種複合開口的形成方法,包括 4 在一基底上形成一材料層; 5 在該材料層中形成一窄開口; 6 在該窄開口中形成一溝填層; 7 在該基底上形成一阻抗層,覆蓋該材料層與該溝填層; 8 進行一微影與蝕刻製程,以在該材料層中形成一與該窄開 丄丄 100-1-17 口連通的寬開D ’並留下之該溝填 ,時’該溝填層者之_速率;於:二= 以形與該阻抗層,裸露出該寬和與該窄開口. 法,二二tlf圍第13項所述之複合開口的形成方 比為3至U。丁 /製程時,該溝填層/該阻抗層之姓刻選擇 法,^中在範圍第13韻述之複合開口的形成方 =,、中在進仃钱刻製程時,該溝填層讀刻率大於該材料層 法二:=,:圍第15項所述之複合㈣的形成方 比為1.2至2。丁 時’該溝填層/該材料層之敍刻選擇 法’ rr申抗層之轉2該:=:。的形成方 形成方 法,a中在進圍第13項所述之複合開口的形成方 中在進仃姓刻製程時所使用的氣體包括氣煙。 二二=圍第19項所述之複合開口的形成方 ’ ^如申所使用的氣體還包括一載氣。 法,1中在進20項所述之複合開口的形成方 體,該調整 的氣體還包括, 1918 1 u· As claimed in the double damascene process described in claim 1, 2 /, trench filling materials include polymers without anti-reflective properties. 3 13· A method of forming a composite opening, comprising: forming a material layer on a substrate; 5 forming a narrow opening in the material layer; 6 forming a trench fill in the narrow opening; 7 forming on the substrate a resistive layer covering the material layer and the trench fill layer; 8 performing a lithography and etching process to form a wide opening D' in the material layer in communication with the narrow opening 100-1-17 port Leave the trench filled, when the rate of the trench filler; in: two = shape and the impedance layer, bare the width and the narrow opening. Method, twenty-two tlf around the 13th item The composite opening is formed in a ratio of 3 to U. In the Ding/Processing process, the groove filling layer/the impedance layer is selected by the engraving method, and the formation opening of the composite opening in the thirteenth rhyme of the range is =, and the groove is read in the process of entering the engraving process. The engraving rate is greater than the material layer method 2: =,: the ratio of the composite (four) described in item 15 is 1.2 to 2. Ding Shi 'the groove filling layer / the material layer selection method ' rr Shen anti-layer turn 2:::. The formation method of the formation method, and the gas used in the formation of the composite opening described in item 13 of the finalization in a, includes the gas. 22. The formation of the composite opening described in item 19 is as follows. The gas used in the application also includes a carrier gas. In the method of forming a composite opening according to Item 20, the adjusted gas further includes,
TW96106942A 2007-03-01 2007-03-01 Method of forming composite opening and method of dual damascene process using the same TWI343621B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW96106942A TWI343621B (en) 2007-03-01 2007-03-01 Method of forming composite opening and method of dual damascene process using the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW96106942A TWI343621B (en) 2007-03-01 2007-03-01 Method of forming composite opening and method of dual damascene process using the same

Publications (2)

Publication Number Publication Date
TW200837877A TW200837877A (en) 2008-09-16
TWI343621B true TWI343621B (en) 2011-06-11

Family

ID=44820353

Family Applications (1)

Application Number Title Priority Date Filing Date
TW96106942A TWI343621B (en) 2007-03-01 2007-03-01 Method of forming composite opening and method of dual damascene process using the same

Country Status (1)

Country Link
TW (1) TWI343621B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109037040B (en) * 2018-07-13 2021-02-02 上海华力集成电路制造有限公司 Method for improving process window of dual damascene etching sub-groove

Also Published As

Publication number Publication date
TW200837877A (en) 2008-09-16

Similar Documents

Publication Publication Date Title
TWI302336B (en) Semiconductor structure
TWI351733B (en) Dielectric spacers for metal interconnects and met
TW522490B (en) Etching method with dual-damascene structure
TWI307519B (en) Copper demascene integration scheme for improved barrier layers
TWI323002B (en) Semiconductor device and manufacturing method thereof
TWI338933B (en) Semiconductor structures and methods for forming the same
TW556327B (en) Semiconductor device and manufacturing method thereof
TWI260739B (en) Robust copper interconnection structure and fabrication method thereof
TWI248647B (en) Semiconductor device and method for manufacturing the same
US20120142188A1 (en) Anchored damascene structures
TW200811996A (en) Structures and methods for low-K or ultra low-K interlayer dieletric pattern transfer
US7670947B2 (en) Metal interconnect structure and process for forming same
TW200419712A (en) Pre-etching plasma treatment to form dual damascene with improved profile
TW200822283A (en) Interconnect structure and process of making the same
TWI288430B (en) Structure with via hole and trench and the fabrication method thereof
TWI292933B (en) Method of manufacturing a semiconductor device having damascene structures with air gaps
US7659195B2 (en) Method for forming metal line of semiconductor device
TW200411770A (en) Method for manufacturing a semiconductor device
TWI343621B (en) Method of forming composite opening and method of dual damascene process using the same
TW200302551A (en) A novel method to fabricate dish-free copper interconnects
TW200529365A (en) Method for manufacturing semiconductor device
TW200304687A (en) Method for manufacturing semiconductor device using dual-damascene techniques
JP2006517059A (en) Metal etching method for interconnect structure and metal interconnect structure obtained by such method
JP3924501B2 (en) Manufacturing method of integrated circuit device
TWI269352B (en) Method for fabricating semiconductor device