TWI335540B - Computer system and method for controlling a processor thereof - Google Patents

Computer system and method for controlling a processor thereof Download PDF

Info

Publication number
TWI335540B
TWI335540B TW96144100A TW96144100A TWI335540B TW I335540 B TWI335540 B TW I335540B TW 96144100 A TW96144100 A TW 96144100A TW 96144100 A TW96144100 A TW 96144100A TW I335540 B TWI335540 B TW I335540B
Authority
TW
Taiwan
Prior art keywords
processor
management unit
processing
standby
value
Prior art date
Application number
TW96144100A
Other languages
Chinese (zh)
Other versions
TW200923787A (en
Inventor
Li Hung Chang
Hong Men Su
Chuan Hua Chang
Original Assignee
Andes Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Andes Technology Corp filed Critical Andes Technology Corp
Priority to TW96144100A priority Critical patent/TWI335540B/en
Publication of TW200923787A publication Critical patent/TW200923787A/en
Application granted granted Critical
Publication of TWI335540B publication Critical patent/TWI335540B/en

Links

Landscapes

  • Power Sources (AREA)

Description

1335540 v23154twf.doc/n 九、發明說明: 【發明所屬之技術領域】 本發明是關於/種電腦系統和其控制處理器的方法,特 別是關於一種電腦系統,為避免處理器轉換操作模式時產 生不可預期行為的方法° 【先前技術】 當一電腦系統中的處理器要改變其操作模式時,通常 該處理器的操作狀態相對的必需被調整,且調整操作狀離 的動作通常由另一個裝置來完成。舉例來說,當—個現 的處理器沒有工作可以被執行時,通常會進入待機模弋 (Standby Mode)。此時處理器關閉大部份的電路,僅留7 部^的電路料待鍊(Wake Up)事件發生,然後回復到盥 先則一致(consistent)的操作狀態。當該處理器準 待機模式時,處理器會將它的新操作狀態告知— 管理單元〇>職贿 Management Unit,PMU),包 : 作電壓及/或操作頻率。且處理器管理 合时呆 入待機模式後開始調整那些操作狀態。θ处理器進 器管理單元卻沒二 機模式:=二?號:】此’如果於處理器正處於待 事件,例難錄條_發生唤醒 中斷(_卿t)。職處理器會被解喚醒 5 23154twf.d〇c/n 被強迫工作在一個與狀態改變前後不—致(in_istent)的 知作肤態下。不可預期的行為如競赛狀況(radng c〇ndi 或不穩定(instability)將會發生。 為了避免上述的不可預測的行為,傳統的解決方法是 利用-種加讀理器之外料設的緖層次的邏輯電路, 利用該電路來阻隔尚在峨操作狀態軸的唤軸作。然 而’系統中有很多會送触事件給處理㈣資源,因此^ 糸統層次的邏輯電路就必需針對不同的資賴不同的方法 ,阻隔。此外,s玄系統層次的邏輯電路就必需偵測操作狀 ,的調整是否已經完成。這將導致系統層次的邏輯電路的 複雜度變高。再者’系統層次崎輯電路的設計也會受限 於處理器及處理器管理單元現存的功能介面。必然的阻 隔噢醒事件的靈活度也會被限雛。沒有—個整合性的機 制來解決這個提早被喚醒的問題,不可預測的行為就會發 生,整個電腦系統的穩定度及可靠度將會被影響。 【發明内容】 因此,本發明的目的是在提供一種控制處理器的方 法。此方法是在處理器及處理器管理單元間相互交流信 说’以避免處理|§過早被倾而發生不可酬的行為。 本發明亦提供-種電腦系統,該系統使用—種交握 (Handshaking)機制’用以確定處理器會在其操作狀態改變 穩定以後才會被喚醒。 本發明提出-種控制處理器的方法。此方法包括下面 1335540 '23154twf.doc/n 幾個步驟。首先,一處哭 需要的新操作狀態的改變來5 — ^器依據該處理器所 -個主知器在其進人待機模式的同時送出 個口知給處理器管理單元 足出 告知信號後,根據最新壯+ + 态s理早兀在接到 操作狀態。最故,在^^ 開始調整該處理器的 理單元送出呆作狀態的變更穩定以後,處理器管 送出個元成信號給該處理哭。 經由之方法的-實施财,處理器 選擇的模式。在第一個^選^下° 1該待機指令有三個可 送出告知信號給處理器管理二理:進入待機模式, 元送達的完成信號後開始監控唤醒事:=器:理單 個可選模式下,處理哭進入待:ί件有無發生。在第二 理器管理I Ϊ二 機送*告知信號給處 號時被麵。在第:個可雜竹縣的完成信 並不送出生f ^式下’處理器進入待機模式 /n並且㈣監控細事件有無發生。 存器寫人述實施射’處理輯由騎機控制暫 -第H 決定的數絲進人待機模式。該預設值為 寫入第=值—=;值ΐ 一第三數值。若待機控制暫存器被 理养管理單-處理碰人賴模式,送出告知信號給處 開糾且於收到處理11管理單元送㈣完成信號後 2理=事件。若賴控卿存騎寫人第二數值,則該 在收到處=^模式,送出告知錢給處理砰理單元,並且 】處理㈣理衫送出攸成錢時被姐。若待機控制 7 1335540 "23154twf.doc/n ίΐϋίΐί ’ 但不送出 在上_魏财,驗 組暫存器值、以及處理器的操作^物f率、處理器的一 該處理器中或另-處理器中或-儲存元件^作參數被儲存在 在上述的實施例中,處理器一 撕元触 且該處理器:操 =包括 狀態。 —旬執仃早兀的啟動和關閉 本發明另提供-種電腦系統,此 器及一個處理器管理單元“理 根據處理缝作狀態的改變而被該處理 規劃。當即將改變操作狀離的處理 处态鞋式 r⑭ 處理奸理單元在接收到告知信 ΐ 的操作狀態改變開始調整該處理器的操作狀 作狀態變更完成穩定了以後,送出-完成 在本發明的電腦系統及處理器控制方法中 =與處理ϋ管理單元間,於操作狀態變更細使用的交= 機制。此交握機寵防過早終止操作狀態的調整,確保了 ,理器的喚醒在該處理㈣新操作狀態調整穩定完成之 後。 8 1335540 '23154twf.doc/n 為讓本發明之上轉徵和 4 舉較佳實施例,並配合所 ”此月·,肩易懂,下文特 厅附圖式,作詳細說明如下。 【實施方式】 广理?=!統中處理器的操作模式需要被改變時,若, 處理益在操作狀態穩定後才 =被改交時,右該 腦系統的行為,例如競赛壯吊知作,不能預期的電 姐坦l 賽狀況’將可以被避免。® t卜太双 明如出-種電腦系統及其控免口此本發 明之内容更為明瞭,以下特兴方法。為了使本發 據以實施的範例。並且以附二=為本發明峨夠 請炎曰,^發明—實施例之電腦系統方塊圖。 吻參照圖1,本實施例之電腦 口 理器管理單元120及另—處㈣⑽= 處理斋110,處 要變更它的操作模式。舉例而二理^理器U〇需 它的一部份命跋林收你— °處理态110可能要關閉 ❿ 2 110需要新的操作參數,如起始位址。當摔作狀ίί :被改變時,處理器110或另一處理器13〇依二二 =進=器管理單元120作程式規劃,接下來= 盗110進入待機模式且送出—告知信號給 管理單元12°在接收到告知信號後二 #作狀ϋ變,調整處理ii 110的操作狀態,接著 了=成信號以告知處理器UG此時被喚醒繼續正常工=1335540 v23154twf.doc/n IX. Description of the Invention: [Technical Field] The present invention relates to a computer system and a method of controlling the same, and more particularly to a computer system for avoiding a processor switching operation mode Method of Unpredictable Behavior ° [Prior Art] When a processor in a computer system is to change its operation mode, usually the operating state of the processor has to be adjusted relatively, and the action of adjusting the operation is usually performed by another device. To be done. For example, when a current processor is not working and can be executed, it usually goes into Standby Mode. At this point, the processor turns off most of the circuit, leaving only 7 parts of the circuit to be chained (Wake Up) event, and then returns to the 盥 first consistent (consistent) operating state. When the processor is in standby mode, the processor will inform it of its new operational status—the management unit, the PMU, and the voltage and/or operating frequency. And the processor management starts to adjust those operating states after staying in standby mode. The θ processor enters the management unit but has no second mode: = two?: This is a wake-up interrupt (_qing t) if the processor is waiting for an event. The job processor will be woken up. 5 23154twf.d〇c/n is forced to work in a state of mind that is not in (in_istent) before and after the state change. Unpredictable behavior such as race conditions (radng c〇ndi or instability) will occur. In order to avoid the above unpredictable behavior, the traditional solution is to use the addition of the processor. Hierarchical logic circuit, which is used to block the axis of the axis that is still in the operating state. However, there are many events in the system that will send events to the processing (4) resources. Therefore, the logic of the system level must be different for different resources. Different methods, blocking. In addition, the logic circuit of the s Xuan system level must detect the operation, and the adjustment has been completed. This will lead to the complexity of the logic level of the system level. The design of the circuit is also limited by the existing functional interface of the processor and the processor management unit. The flexibility to block the wake-up event will also be limited. There is no integrated mechanism to solve this problem that is awakened early. Unpredictable behavior will occur, and the stability and reliability of the entire computer system will be affected. [Invention] Therefore, the object of the present invention is Providing a method of controlling a processor, which is to exchange a message between a processor and a processor management unit to avoid processing | § prematurely being subjected to unpaid behavior. The present invention also provides a computer system, The system uses a Handshaking mechanism to determine that the processor will be woken up after its operating state changes. The present invention proposes a method of controlling a processor. This method includes the following 1335540 '23154twf.doc /n Several steps. First, a new operational state change required for crying is based on the processor - the master knower sends a message to the processor management unit while entering the standby mode. After the notification signal is issued, according to the latest strong + + state, it is early to receive the operation state. At the most, after the ^^ starts to adjust the processor unit to send the change of the status of the stay, the processor tube sends out the element. The signal is sent to the process to cry. Through the method - the implementation of the money, the processor selects the mode. In the first ^ select ^ ° 1 the standby command has three can send a notification signal to the processor management Erli: Enter the standby mode, after the completion signal of the meta-delivery, start to monitor the wake-up thing: = device: in a single selectable mode, handle the crying to wait: ί whether or not the occurrence occurs. In the second processor management I Ϊ 二机送* When the signal is given to the number, it is covered. In the first: the completion letter of Zazhu County is not sent to the birth mode, the processor enters the standby mode/n and (4) monitors whether the fine event occurs or not. The shooting 'processing series is determined by the rider control temporary - the number H enters the standby mode. The preset value is written to the = value -=; value ΐ a third value. If the standby control register is raised Management order - processing the contact mode, sending the notification signal to the opening and correcting, and after receiving the processing 11 management unit to send (4) the completion of the signal 2 = event. If the Lai control officer saves the writer's second value, then the receipt Everywhere =^ mode, send out the money to the processing unit, and] (4) the shirt is sent out when the money is sent to the sister. If the standby control 7 1335540 "23154twf.doc/n ΐϋ ΐ ' ' 但 但 但 但 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 魏 , , , , , , - The processor or - the storage element is stored in the above-described embodiment, the processor is smashed and the processor: the operation = include state. The invention is further provided with a computer system, and the processor and a processor management unit are planned by the process according to the change of the state of the processing seam. When the operation is changed, the processing is changed. The shoe-type r14 processing traits unit performs the adjustment of the operation state of the notification signal and starts to adjust the operation state of the processor. After the state change is completed, the delivery-complete is performed in the computer system and the processor control method of the present invention. = Interacting with the processing unit, the fine-grained use of the operating state change. This hand-held machine protects against the premature termination of the adjustment of the operating state, ensuring that the wake-up of the processor is in the process (four) the new operating state is adjusted stably. 8 1335540 '23154twf.doc/n In order to make the present invention transfer and to exemplify the preferred embodiment, and in conjunction with the "this month," the following is a detailed description of the following. [Embodiment] When the operation mode of the processor in the system is changed, if the processing benefit is stable after the operation state is stabilized, the behavior of the right brain system, for example, the competition is known. The unpredictable electric sister's situation can be avoided. ® t 卜太双明 - A computer system and its control port. The content of this invention is more clear, the following special methods. In order to make this report an example of implementation. And the attached two = for the invention is enough. Please Yan Yan, ^ invention - the computer system block diagram of the embodiment. The kiss is referred to Fig. 1, and the computer modality management unit 120 of the present embodiment and the other (4) (10) = processing jazz 110 are to change its operation mode. For example, the second processor needs to be part of its life. The processing state 110 may be turned off. ❿ 2 110 requires new operating parameters, such as the starting address. When the ίί: is changed, the processor 110 or another processor 13 is programmed according to the second=input=device management unit 120, and then = thief 110 enters the standby mode and sends out a notification signal to the management unit. After receiving the notification signal, 12° changes the operation state of the ii 110, and then the signal is sent to inform the processor that the UG is awakened and continues normal operation.

W J 在本發明的-個實施例t,處理器110的操作狀態可 9 1335540 '23154twf.doc/n =括處理器no的電源電壓、處理器U 處理器HO的暫存器的值、處理器11〇的操作=頻 作參數可以儲存在處理器11〇中、另— ^ 呆WJ In an embodiment t of the present invention, the operating state of the processor 110 may be 9 1335540 '23154twf.doc/n = the power supply voltage of the processor no, the value of the register of the processor U processor HO, the processor 11 操作 operation = frequency parameters can be stored in the processor 11 、, another - ^ stay

儲存在電腦系、统卿之記憶體巾(圖中未^ 中、或 理器110可以包含多個功能單元(如算數:,處 =:e:andLogicUnit ’ 湯)’且處_ Η。的二 二ΪΪΪ:力能單元的啟動跟關閉狀態。亦或者Ϊ理哭 =可含有多侧立的執行單元。每—個獨 有自己的指令管線(―)以進行平行處理 pr〇cessing)。在這種情況下,處理1 110哺作狀離: 括这些獨立執行單元的啟動和關閉狀態。 Μ ^ 機控:或寫入-預設值到待 楳待機指令有三種可選擇的 好i庫』:f可以在三種數值中作選擇。三種預設值正 指令的三種可選模式。執行待機指令的第一 2選㈣相當於騎難崎翻以[數值。 ΐίϊ彳t的第二種可選模式相當於對待機控存器寫入 护肺Ϊ :„指令的第三種可選模式相當於對待機 控制暫存益寫入第三數值。 在第-種可選模式中(或待機控制暫存器寫入第一數 處理g 110進人待機模式,送出告知信號給處理器管 12〇,並於減到處理器管理單元送達的完成信號 監控纽事件。在這前選模式下,只有小部份處 态0的電路會被用來監控喚醒事件,因此處理器110 1335540 '23154twf.doc/n 的操作狀射讀雜到最低的雜功率。值得注音的 是,在處理器110進入待機模式之後以及在處理哭^開 始監控喚醒事件以前發生的任何唤醒事件(例如,鍵盤上因 按鍵導致的情或傳送來的網路封包)都倾忽略掉。也因 此避免掉過早地喚醒處理器110的可能。 在第二種可選模式中(或待機控制暫存器寫入第二數 值)」處理器110進入待機模式,送出告知信號給處理器管 理早兀120,並且在收到處理器管理單元12〇送達 =號時立難倾。因此,處理器UG可以麵 ς 態完成後立刻恢復運作。和第—可選模式她似,在 式之後以及在_10收到來自於處 杜二ί早 達的完祕麵所發生的任何喚醒事 :可:略掉。也因此避免掉過早地喚醒處理器110 1第三種可選模式中(或待機控制暫存器寫入第三數 值)’處理态110進入待機模式,並不送出告知信號仏 器管理單元m。接著處理器110便開始監控“ 處理器110需要等待喚醒事件而不 狀終所以此第三種可選模式可 為了即切耗而由處理器110執行的傳 (idle waiting l〇〇p) 〇 —專待迴路 機制為處,110和處理器管理單元間120的交握 ::法在!腦系統100中控制處理請 的方法目2疋本實施例中,依待機指令的第一種可選模 11 1335540 '23154twf.doc/n 將發生的操作狀處理器、130根據處理器U〇即 120。例如,處理1來=呈式規劃處理器管理單元 出匯流排,依新:摔=:=器130可經由-輪入輸 元120。 ㈣鱗㈣參數來程式規劃處理器管理單 狀離著’在步驟220 處理器110儲存所有命!沾 ’並且送出-告知信號給處 種可選模式的待機齡錢。n糾執行第-存器來進入待機模式。 ’’’、 值到待機控制暫 在^23〇中,當處理器管理單元⑽ 乂 30在步驟21〇令告知的操作 =處 益U〇的操作狀態。在步驟240中,處理二調整處理 在處理器1H)的操作狀態變更穩 ,s理早元120 處理器⑽。值得—提的是,處理哭成信號給 後·到完成信號前,將忽略掉所^喚待機模式 联後’在步驟250中,在處理哭11Λ 後,處理器1Η)開始監控喚醒事件° 成信 醒事件的發生,都將喚醒處理器11〇:^=矣 醒後,將以新的操作狀態工作。 絲裔110在被唤 圖3是本實施财,依待機__ 的處理器⑽的控制方法流㈣。參_3,在 12 1335540 '23154twf.doc/n r,富處理器lio需要左另 . 蛣你Pam 另—個不同的操作模式下工作 讀料的改變可轉由處理器u。或另一處理哭 Γ哭^^處理/管理單元⑽。接著在步脚’ i 第:數 告知信號。 f子益耒進入待機模式,並且送出- ,步驟330巾’處理器管理單元12〇在收到告知作號 狀態的變更來調整處理器110。如“ 元120二—呆作狀_變更完成後’處理器管理單 兀120發达-完成信號給處理器11〇。 早 醒,’處理器UG在收到完成信號後被喚 重新正常運^ ^管理單元⑽紋的新操作狀態立刻 新㈣作。在^個可選模式下,處靜 ,[即忽略所有的喚醒事件,直到;完成:: 處理ΐίί?器UG衫要調整操作狀態,處理器110和 二S早几12〇間的信號交換就不需要 =_何信號;=ί=:= 的方本發明提出-種電腦系統及其控= # _ 艮據以上的實施例,一種在處理器與處理哭其理 早凡間的交握機制被絲避免於處理器調整操作^期 13 '23i54twf.d〇c/n :=====預_行為。電腦系 佳實施例揭露如上’然其並非用以 為=本發明之保護範圍當減社申請專鄕圍所界定者 圖式簡單說明】 圖1是依照本發明一實施例之電腦系統的方塊圖。 流程圖 圖2-4是本發明之實施例之不同的處理器控制方法的 【主要元件符號說明】 100 :電腦系統 110 :處理器 120 :處理器管理單元 130 :另一處理器 210〜250 :流程圖之步驟 310〜350 :流程圖之步驟 410〜420 :流程圖之步驟Stored in the computer system, Tongqing's memory towel (not shown in the figure, or the processor 110 can contain multiple functional units (such as arithmetic:, where =:e:andLogicUnit 'soup)' and at _ Η. Second ΪΪΪ: The start and close states of the force unit. Or the crying = can contain multiple side execution units. Each one has its own instruction pipeline (―) for parallel processing pr〇cessing). In this case, the process 1 110 feeds away: including the startup and shutdown states of the individual execution units. Μ ^ Machine Control: or Write-Preset to Standby The standby command has three selectable good libraries: f can be selected among three values. Three preset modes are three optional modes of the command. The first 2 selection (4) of the execution of the standby command is equivalent to riding the stagnation to [value. The second optional mode of ΐίϊ彳t is equivalent to writing to the standby memory: „The third optional mode of the command is equivalent to writing the third value to the standby control temporary storage. In the optional mode (or the standby control register writes the first number processing g 110 into the standby mode, sends a notification signal to the processor tube 12 〇, and reduces the completion signal monitoring event sent to the processor management unit. In this pre-selection mode, only a small number of circuits with a state of 0 are used to monitor the wake-up event, so the operation of the processor 110 1335540 '23154twf.doc/n is mismatched to the lowest power. Yes, any wake-up events that occur before the processor 110 enters the standby mode and before processing the wake-up monitoring wake-up event (eg, the keyboard-induced situation or the transmitted network packet on the keyboard) are ignored. Avoiding the possibility of waking up the processor 110 prematurely. In the second optional mode (or the standby control register writes the second value) the processor 110 enters the standby mode and sends a notification signal to the processor to manage the early 120. , And when it receives the processor management unit 12 〇 delivery = = when it is difficult to dump. Therefore, the processor UG can resume operation immediately after the completion of the face state. And the first - optional mode she like, after the style and at _10 Any wake-up from the end of the scene from Du Duo's end: Can be omitted. Also avoid prematurely waking up the processor 110 1 in the third optional mode (or standby control register) Write the third value) 'Processing state 110 enters the standby mode, and does not send the notification signal buffer management unit m. Then the processor 110 starts monitoring "the processor 110 needs to wait for the wake event instead of the end, so this third option The mode can be executed by the processor 110 for the sake of intangible consumption (idle waiting l〇〇p) 〇 - the special loop mechanism is everywhere, the handshake between the 110 and the processor management unit 120:: in the brain system 100 In the present embodiment, the first type of modulo 11 1335540 '23154twf.doc/n that is to be executed according to the standby instruction will be generated according to the processor U 〇 120. For example, , Process 1 = Presentation Planning Processor Management Sheet Yuan 汇 流 , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , And send out - inform the signal to the standby mode of the optional mode. n correct execution of the first register to enter the standby mode. ''', the value to standby control temporarily in ^23〇, when the processor management unit (10) 乂30, in step 21, the operation of the operation is notified = the operation state of the benefit U. In step 240, the operation state of the processor 2 adjustment process is changed in the processor 1H), and the processor 120 is (10). It is worth mentioning that, after processing the crying signal to the completion signal, the standby mode will be ignored. In step 250, after processing the crying 11Λ, the processor 1Η starts monitoring the wake-up event. The occurrence of the wake-up event will wake up the processor 11: ^^ After waking up, it will work in the new operating state. The silky 110 is called. Figure 3 is the implementation of this method, according to the control method of the standby processor __ (4). See _3, at 12 1335540 '23154twf.doc/n r, the rich processor lio needs left. 蛣You Pam work in a different operating mode. The reading changes can be transferred to the processor u. Or another process of crying crying ^^ processing / management unit (10). Then the signal is signaled at the footstep ' i number: number. The F child enters the standby mode and sends a -, step 330, the processor management unit 12 adjusts the processor 110 upon receiving a change in the status of the notification. For example, "Yuan 120 2 - Stay in the shape of _ change after completion" processor management unit 120 developed - complete signal to processor 11 〇. Wake up early, 'Processor UG is called to resume normal after receiving the completion signal ^ ^ The new operating state of the management unit (10) pattern is immediately new (four). In the ^ optional mode, it is quiet, [ie ignore all wake-up events until; complete:: processing ΐ ίί? UG shirt to adjust the operating state, processing The signal exchange between the device 110 and the second S is not required to be __================================================================================== The handling mechanism of the processor and the processing of the crying is ignored by the processor to adjust the operation period 13 '23i54twf.d〇c/n:=====pre-behavior. The computer system is disclosed in the above example. BRIEF DESCRIPTION OF THE DRAWINGS Figure 1 is a block diagram of a computer system in accordance with an embodiment of the present invention. Figure 2-4 is a block diagram of a computer system in accordance with an embodiment of the present invention. [Main component symbol description] of different processor control methods of embodiments of the present invention 100: Electricity Brain system 110: processor 120: processor management unit 130: another processor 210~250: steps of the flowchart 310~350: steps of the flowchart 410~420: steps of the flowchart

Claims (1)

吖年ί°月W日修正本 99-10-25 十、申請專利範圍: 1. 一種控制處理器的方法,包括: 理器或另處理器依據該處理器的操作狀態的改變 對一處理器管理單元進行程式規劃; U改變 管理進入—待機模式並發送一告知信 號給該處理器 該處心管理私魏職告知钱讀_該操 匕、的改變開始難該處理器的操作狀態;以及 ’、 送出在該處理11賴餘態轉穩定以後 U①成域給該處理器,其中該處理 進入該待機模式,該待機指令具有三種可選模/待私令 在該第-種可職^巾,祕理 ,告:f給該處理器管理單元,並且於收到S管: 早兀迗出的該完成信號後開始監控喚醒事件; 在該第二種可賴式中,該處理ϋ進人該待機模式,… 出该告知信號給該處理器管理料,並且在收到該處理 早元送出的該完成信號時被喚醒; °。s理 在該第三種可選模式中,該處理器進入該待機模 =运出該告知信號給該處理器管理單元,然後開始監控喚醒事 2.如申請專利範圍第1項所述之控制處理器的方 法,其 中該處理益之操作狀態至少包括下列其中之一:竽声。。 源電壓、该處理器的操作頻率、該處理器的― ^的电 及該處理器的操作參數。 、、以 3· 又功54〇 99-10-25 如申請專利範圍第2項所述之控 …該操作參數被婦在該處理器中賴另—處理器中或二 令^理如n專利範圍第1項所述之控制處理器的方法,其 =該處理=包括多數個功能單元,城處理器的操作 u些功能單元的啟動和關閉狀態。 ’、“吖年ί°月月日修正本99-10-25 X. Patent application scope: 1. A method for controlling a processor, comprising: a processor or another processor according to a change of the operating state of the processor to a processor The management unit performs program planning; U changes the management entry-standby mode and sends a notification signal to the processor to manage the private management to inform the money reading _ the operation, the change begins to be difficult to operate the processor; and ' And sending the U1 to the processor after the process 11 is stabilized, wherein the process enters the standby mode, and the standby command has three optional modes/waiting orders in the first type of serviceable towel, The secret, telling: f to the processor management unit, and receiving the S tube: the early completion of the completion signal to start monitoring the wake-up event; in the second type, the processing Standby mode, ... the notification signal is sent to the processor management material, and is awakened upon receiving the completion signal sent by the processing early element; °. In the third optional mode, the processor enters the standby mode = the notification signal is sent out to the processor management unit, and then the monitoring wake-up event is started. 2. The control described in claim 1 A method of a processor, wherein the operational state of the processing includes at least one of the following: a beep. . The source voltage, the operating frequency of the processor, the power of the processor, and the operating parameters of the processor. 3, and 54.99-10-25 as described in the second paragraph of the patent application scope... The operating parameters are used by the woman in the processor--the processor or the second-order The method of controlling a processor according to item 1, wherein the processing includes a plurality of functional units, and the operation of the city processor starts and closes the functional units. '," 盆中上如申請專利範圍第1項所述之控制處理器的方法, ^ “處理純括多數個獨立執行單元,麟處理器的操作狀 匕匕括該些獨立執行單元的啟動和關閉狀態。’、 一處理器管理單元;其中 當該處理器即將改變操作狀態時,該處理器或另一處理 器根據該操作狀態誠變程式規_處理器管 器進t待鋪式,並送出—告知信躲贿管理^ ;The method of controlling the processor as described in claim 1 of the patent, ^ "Processing a plurality of independent execution units, the operation of the lining processor includes the startup and shutdown states of the independent execution units. a processor management unit; wherein when the processor is about to change the operating state, the processor or another processor changes the program according to the operating state, and the processor manages the device to be placed and sent out Letter to avoid bribery management ^ ; 儲存元件中 6· 一種電腦系統,包括: 至少一處理器;以及 該處理器管理單元在收到該告知信號後根據該操作狀離 的改,而開始調整該處理器的操作狀態,接著在讓處理器的g 作狀悲穩定後送出一完成信號給該處理器,其中該處理器藉由 執行一待機指令進入該待機模式,該待機指令具有三種可選模 式’ 、 在該第一種可選模式中,該處理器進入該待機模式,送 出該告知彳s號給s玄處理器管理单元’並且於收到該處理器管理 單元送出的該完成信號後開始監控喚醒事件; 在該第二種可選模式中,該處理器進入該待機模式,送 16 99-10-25 树輸處理器管理 不送出該告知信^^^理中^理器^入該待機模式’但 件。 盗吕理早疋’並且開始監控喚醒事 心該處理 ==作鮮、該處理器的-暫存器二:理 9如"初處理种或—儲存元种。 器包括多數個功能單所述之電齡統’其中該處理 單元的雌和_嶋。的操作鋪包括該些功能 理器==^=⑽咖,其中該處 些獨立執行單元的啟動和關閉狀態錢"的操作狀態包括該 η. -種控制處理器的方法包括. 對一 處理器的操作狀態的改變 管理;f職進人—待機模式並發送-告知魏給該處理器 態的改變開始調整該根據該操作狀 17 99-10-25 入該待機鮮〗暫存器被寫人該帛—數值,則該處理器進 ^、機模式,送出該告知信號給該處理器管理單元,並且於 ^到該處㈣管理單元送㈣該完成信驗_監控喚醒事 1千,In the storage component, a computer system includes: at least one processor; and the processor management unit starts to adjust an operation state of the processor according to the change of the operation after receiving the notification signal, and then The processor g is stable and sends a completion signal to the processor, wherein the processor enters the standby mode by executing a standby command having three selectable modes ', in the first optional In the mode, the processor enters the standby mode, sends the notification 彳s number to the s-snap processor management unit ′ and starts monitoring the wake-up event after receiving the completion signal sent by the processor management unit; In the optional mode, the processor enters the standby mode, and the 16 99-10-25 tree processor management does not send the notification message to the standby mode. Theft of Lu Li early 疋 and began to monitor the wake-up matter of the treatment == fresh, the processor - the temporary register 2: rational 9 such as "original processing or storage primitives." The device includes the electrical age system described in the plurality of function sheets, wherein the processing unit is female and _嶋. The operation shop includes the function controllers==^=(10) coffee, wherein the operating states of the startup and shutdown states of the independent execution units include the η. The method of controlling the processor includes: Change management of the operating state of the device; f into the person - standby mode and send - tell Wei to change the processor state to start adjusting according to the operation state 17 99-10-25 into the standby fresh register is written If the value is the value of the processor, the processor enters the machine mode, sends the notification signal to the processor management unit, and sends the notification message to the management unit (4). 若該待機控崎絲被寫人該第二數值,職處理器進 ^待機模式’送出該告知健給該處理器管理單元,並且在 收到該處理n管理單元送㈣該完餘鱗被喚醒; 12. —種電腦系統,包括: 至少一處理器;以及If the standby control is written by the second value, the job processor enters the standby mode to send the notification to the processor management unit, and upon receiving the processing, the management unit sends (4) the remaining scale is awakened. 12. A computer system comprising: at least one processor; 送出理單元在雜理器的操作狀態改變穩定以後 刭一姓疋成、號給該處理器,其中該處理器藉由寫入一預設值 、機控制暫存器中來進人該待機模式,該預設值為一第一 、—第二數值、或一第三數值,而且 =二X待機控制暫存态被寫入該第三數值,則該處理器進 入該待她式,但不送出該告知錢給該處理器管理單元,並 且開始監控喚醒事件。 一處理器管理單元;;其中 當該處理脚微變操作狀態時,域理器或另一處理 。器根據該操作狀態的改變程式規_處理綠理單元,該處理 益進入一待機模式,並送出一告知信號給該處理器管理單元; 該處理器管理單元在收_告知錄後根據該操作狀離 調整該處理器的操作狀態’接著在該處理器_ 乍狀㈣疋後运出-完成信號給該處理器,其t該處理哭藉由 寫入-預雜到-待機鋪暫存器中來進人_賊式^預 99-10-25 值第一數值、—第二數值、或一第三數值;而且 入該,該待機控制暫存器被寫入該第一數值 ,則該處理器進 枚至彳兮機模式送出該告知信號給該處理器管理單元,並且於 件;°Λ理益管理單元送出的該完成信號後開始監控喚醒事 入請;控购存Ε被寫人該第二數值,_處理器進 收到該出該告知信號給該處理器管理單元,並且在 〜處理&理早^送出的該完成信號時被喚醒; 入該待機;^^暫存赠寫人該_三數值’ _處理器進 且開始監控喚醒事件告知信號給該處理器管理單元,並 19The sending unit enters the standby mode after the operating state of the processor changes stably, and the processor enters the standby mode by writing a preset value and the machine control register. The preset value is a first, a second value, or a third value, and ==2 X standby control temporary state is written to the third value, then the processor enters the waiting for her, but not The notification money is sent to the processor management unit and the wakeup event is monitored. a processor management unit; wherein when the processing pin is in a micro-operational state, the domain processor or another processing. According to the change of the operating state, the processing unit _ processes the green unit, the processing benefits into a standby mode, and sends a notification signal to the processor management unit; the processor management unit according to the operation after receiving the notification Adjusting the operating state of the processor' then proceeding to the processor after the processor_乍(4)疋, the completion signal is sent to the processor, and the processing is crying by writing-pre-mixing into the standby-pad register. To enter the _ thief type ^ pre-99-10-25 value first value, - second value, or a third value; and into the, the standby control register is written to the first value, then the process The device enters the down mode to send the notification signal to the processor management unit, and starts to monitor the wake-up event after the completion signal sent by the management unit; the control purchase is written by the person The second value, the processor receives the notification signal to the processor management unit, and is woken up when the processing signal sent by the processing &early; the standby; ^^ temporary write People should _ three values ' _ processor into and start monitoring wake up Member notification signal to the processor management unit, and 19
TW96144100A 2007-11-21 2007-11-21 Computer system and method for controlling a processor thereof TWI335540B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW96144100A TWI335540B (en) 2007-11-21 2007-11-21 Computer system and method for controlling a processor thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW96144100A TWI335540B (en) 2007-11-21 2007-11-21 Computer system and method for controlling a processor thereof

Publications (2)

Publication Number Publication Date
TW200923787A TW200923787A (en) 2009-06-01
TWI335540B true TWI335540B (en) 2011-01-01

Family

ID=44728772

Family Applications (1)

Application Number Title Priority Date Filing Date
TW96144100A TWI335540B (en) 2007-11-21 2007-11-21 Computer system and method for controlling a processor thereof

Country Status (1)

Country Link
TW (1) TWI335540B (en)

Also Published As

Publication number Publication date
TW200923787A (en) 2009-06-01

Similar Documents

Publication Publication Date Title
TWI300998B (en)
EP2188693B1 (en) Apparatus and method for reducing power consumption in system on chip
JP6171498B2 (en) Information processing device
TW201237755A (en) Method for switching operating system and electronic apparatus using thereof
JP2011008748A (en) Electronic device for reducing power consumption of motherboard, and motherboard thereof
US20130346770A1 (en) Information processing apparatus capable of being instructed to power off by a command from external apparatus, method of controlling the same, and storage medium
TW200921358A (en) Electronic system and power control method thereof
JP2009289193A (en) Information processing apparatus
TWI353513B (en) Main computer for vehicle and power management met
CN103593145A (en) Computer system and storage device management method thereof
TWI266197B (en) Method for enabling or disabling a peripheral maintaining electrically connected to a computer system
TW201237756A (en) Method for fast resuming computer system and computer system
TWI437419B (en) Computer system and associated sleep control method
TWI335540B (en) Computer system and method for controlling a processor thereof
TW201135444A (en) Power scaling module and power scaling unit of an electronic system
JP2010111105A (en) Image forming apparatus, method for controlling image forming apparatus, program and computer-readable recording medium
TW201413440A (en) Method for controlling power mode switching
JP2013176878A (en) Image forming apparatus, control method of image forming apparatus and program
JP2010117500A (en) Image forming device and imaging forming system
JP4741990B2 (en) Image forming apparatus and image forming system
TWI284283B (en) Operating systems switching method under sleep mode and switching apparatus thereof
TWI451239B (en) Control method applied to computer system in hybrid sleep mode
TWI255423B (en) Method of wake-up and instantly initiating application program for computer system
JP2011039685A (en) Information processor and control program thereof
JP2006178858A (en) Data processing terminal, and data management method and computer program of data processing terminal