TWI333235B - Edge bead removal by an electro polishing process - Google Patents

Edge bead removal by an electro polishing process Download PDF

Info

Publication number
TWI333235B
TWI333235B TW94119366A TW94119366A TWI333235B TW I333235 B TWI333235 B TW I333235B TW 94119366 A TW94119366 A TW 94119366A TW 94119366 A TW94119366 A TW 94119366A TW I333235 B TWI333235 B TW I333235B
Authority
TW
Taiwan
Prior art keywords
substrate
electrode
edge
ecmp
voltage potential
Prior art date
Application number
TW94119366A
Other languages
Chinese (zh)
Other versions
TW200540983A (en
Inventor
Alain Duboust
Antoine P Manens
Liang Yuh Chen
Original Assignee
Applied Materials Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/087,878 external-priority patent/US7303462B2/en
Application filed by Applied Materials Inc filed Critical Applied Materials Inc
Publication of TW200540983A publication Critical patent/TW200540983A/en
Application granted granted Critical
Publication of TWI333235B publication Critical patent/TWI333235B/en

Links

Classifications

    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25FPROCESSES FOR THE ELECTROLYTIC REMOVAL OF MATERIALS FROM OBJECTS; APPARATUS THEREFOR
    • C25F3/00Electrolytic etching or polishing
    • C25F3/02Etching
    • C25F3/14Etching locally
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23HWORKING OF METAL BY THE ACTION OF A HIGH CONCENTRATION OF ELECTRIC CURRENT ON A WORKPIECE USING AN ELECTRODE WHICH TAKES THE PLACE OF A TOOL; SUCH WORKING COMBINED WITH OTHER FORMS OF WORKING OF METAL
    • B23H5/00Combined machining
    • B23H5/06Electrochemical machining combined with mechanical working, e.g. grinding or honing
    • B23H5/08Electrolytic grinding
    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25FPROCESSES FOR THE ELECTROLYTIC REMOVAL OF MATERIALS FROM OBJECTS; APPARATUS THEREFOR
    • C25F7/00Constructional parts, or assemblies thereof, of cells for electrolytic removal of material from objects; Servicing or operating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041Cleaning
    • H01L21/02082Cleaning product to be cleaned
    • H01L21/02087Cleaning of wafer edges
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/32115Planarisation
    • H01L21/3212Planarisation by chemical mechanical polishing [CMP]
    • H01L21/32125Planarisation by chemical mechanical polishing [CMP] by simultaneously passing an electrical current, i.e. electrochemical mechanical polishing, e.g. ECMP

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Electrochemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Mechanical Engineering (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)

Description

1333235 玖、發明說明: 【發明所屬之技術領域】 本發明之具想實施例大致上係有關沿著一基板邊緣移除 一沈積的導電層。更特別地是,本發明之具體實施例有關一 . 電極,其架構成可於一基板面之電化學機械處理期間研磨一 基板邊緣。 I 【先前技術】 於積體電路(1C)及其他電子裝置之製造中,在一基板上 沈積一導電層時(例如,一用於充填介電材料内的特徵之銅 層),常會導致過多之銅沈積在該基板之一面上並包圍該面之 基板周邊。該面上過量的銅造成諸如該電路中之短路等問 題。另外,縱使該邊緣部份係該基板之不堪用區段的一部份, 超過該基板邊緣之過量的銅也會導致該銅層之分層及其他問 題。因此,在進行該基板的後續處理之前,該過量之銅必需 由該基板之邊緣及該面兩者移除,該等後續處理可包含加入 # 及移除導電、半導想、及介電材料之類的額外層,以便形成 該積體電路之多重内連線。 電化學機械處理(Ecmp)藉由電化學分解及同時以較習知 • 化學機械研磨(CMP)製程更低的機械磨擦力來研磨該基板, 而由該基板表面之該面上移除該過量之銅。電化學分解係藉 著於陰極及該基板表面之間施加一偏壓所施行,以由該基板 表面移除該銅進入一周圍電解質溶液中。該偏壓可藉著一設 置在該基板上的導電接點或利用—可用來研磨基板的研磨材 3 1333235 料而被施加至該基板表面。該Ecmp研磨製程之機械成份係 藉著該基板及該研磨材料間之—相對運動所提供,該相對運 動可增進由該基板移除該銅的效率。該基板及該研磨材料間 之直接接觸可移除—用來保護該銅之鈍態層,藉此能夠經由 . Ecmp研磨及平坦化β 習知CMP僅只有效地移除該基板表面之該面上的過量 銅,但未能移除該基板之邊緣的過量銅,因為該研磨材料不 φ 會接觸該基板之邊緣。因此,目前需要在該沈積步驟及該習 知CMP製程之間提供一邊緣珠狀物移除步驟(EBR)。該EBR 可發生在用於沈積之同一系統内,且包含當一喷嘴沿著該基 板邊緣引導蝕刻溶液至該過量之銅上時,用來自旋該基板之 額外、且費時的製程。該EBR用之噴嘴需要調整及協調,以 便專一性地僅將該蝕刻溶液引導至該基板欲求的邊緣部份。 如此,於該1C製造中,因為該額外之EBR步驟使得產量變 慢而造成成本增加,並提高沈積系統複雜性,及需要使用額 外之消耗性材料。 φ 因此’亟需一種改良之方法及設備,用以沿著一基板邊 緣移除一沈積之導電層。 【發明内容】 本發明大致上有關用於沿著基板邊緣使用一電極移除已 沈積導電層之方法及設備,該電極架構成可電研磨一基板邊 緣。該基板邊緣之電研磨可於一基板面之電化學機械處理 (Ecmp)期間同時地發生。於一具體實施例中,一電源於該基 4 1333235 板及至少二電極之間施加一偏壓。該等電極在一充分之電位 下於該基板邊緣處形成一第一電極區,以電研磨該基板邊 緣,藉以自該基板邊緣移除該導電層。一具有比該第一電極 區更低電位之第二電極區,係於處理期間於鄰近該基板面處 對齊,以便能夠對該基板面作Ecmp。 【實施方式】1333235 发明, INSTRUCTION DESCRIPTION: TECHNICAL FIELD OF THE INVENTION The preferred embodiment of the present invention relates generally to the removal of a deposited conductive layer along the edge of a substrate. More particularly, embodiments of the present invention relate to an electrode constructed to polish a substrate edge during electrochemical mechanical processing of a substrate surface. I [Prior Art] In the fabrication of integrated circuits (1C) and other electronic devices, when a conductive layer is deposited on a substrate (for example, a copper layer for filling features in a dielectric material), it often leads to excessive Copper is deposited on one side of the substrate and surrounds the periphery of the substrate of the face. Excess copper on this surface causes problems such as short circuits in the circuit. In addition, even if the edge portion is a portion of the substrate that is unacceptable, excess copper beyond the edge of the substrate can cause delamination of the copper layer and other problems. Therefore, the excess copper must be removed from both the edge of the substrate and the face prior to subsequent processing of the substrate, and such subsequent processing can include adding # and removing conductive, semiconductive, and dielectric materials. An additional layer or the like to form multiple interconnects of the integrated circuit. Electrochemical mechanical treatment (Ecmp) grinds the substrate by electrochemical decomposition and at the same time a lower mechanical friction force than the conventional chemical mechanical polishing (CMP) process, and the excess is removed from the surface of the substrate surface. Copper. Electrochemical decomposition is performed by applying a bias between the cathode and the surface of the substrate to remove the copper from the surface of the substrate into a surrounding electrolyte solution. The bias voltage can be applied to the substrate surface by a conductive contact disposed on the substrate or by using an abrasive material 3 1333235 which can be used to polish the substrate. The mechanical component of the Ecmp polishing process is provided by the relative motion between the substrate and the abrasive material, the relative motion enhancing the efficiency of removing the copper from the substrate. The direct contact between the substrate and the abrasive material can be removed - to protect the passive layer of copper, thereby being able to be polished and planarized by Ecmp. Conventional CMP only effectively removes the surface of the substrate surface. Excess copper, but failed to remove excess copper from the edge of the substrate because the abrasive material does not contact the edge of the substrate. Therefore, there is a need to provide an edge bead removal step (EBR) between the deposition step and the conventional CMP process. The EBR can occur in the same system used for deposition and includes an additional, time consuming process from spinning the substrate as a nozzle directs the etching solution along the edge of the substrate onto the excess copper. The nozzle for the EBR needs to be adjusted and coordinated so as to exclusively direct the etching solution to the desired edge portion of the substrate. Thus, in this 1C manufacturing, because of the additional EBR step, the yield is slowed, resulting in increased costs, increased deposition system complexity, and the need to use additional consumable materials. φ Therefore, there is a need for an improved method and apparatus for removing a deposited conductive layer along the edge of a substrate. SUMMARY OF THE INVENTION The present invention is generally directed to a method and apparatus for removing a deposited conductive layer using an electrode along the edge of the substrate, the electrode holder constituting an edge of the substrate that can be electrically ground. Electro-grinding of the edge of the substrate can occur simultaneously during electrochemical mechanical processing (Ecmp) of a substrate surface. In one embodiment, a power supply applies a bias voltage between the base 4 1333235 plate and at least two electrodes. The electrodes form a first electrode region at the edge of the substrate at a sufficient potential to electrically polish the edge of the substrate to remove the conductive layer from the edge of the substrate. A second electrode region having a lower potential than the first electrode region is aligned adjacent to the substrate surface during processing to enable Ecmp to be applied to the substrate surface. [Embodiment]

本發明大致上有關藉著一電研磨製程自一基板移除邊緣 珠狀物(EBR)。該電研磨製程可以一或多個鄰近該基板邊緣 且具有一充分的電位以專一性地研磨該邊緣之電極,而於該 基板之電化學機械處理(Ecmp)期間同時地發生。雖然在此將 揭示一利用該電極以電研磨該邊緣之Ecmp台,須知該電極 也可用於一沒有研磨墊的Ecmp台中,以便電研磨該基板之 邊緣。再者,當該電極係Ecmp台本身之一部分時,可以任 一 Ecmp站及研磨墊來研磨該基板《譬如,其他Ecmp站可使 用異於在此所敘述之不同載具頭及/或不同的台組件,其均 屬本發明之範圍。 第1圖描述·一不範處理站之局部剖視圊,其採用研 磨塾組件106之一具體實施例,而能夠由一基板120移除一 邊緣珠狀物。該處理站100包含一載具頭組件118,其被設 計成適於固持該基板120抵靠在一設置在Ecmp台132中之 台组件142上。以提供於該基板120及該台組件142之間的 相對運動來研磨該基板120。該相對運動可為旋轉式、水平 式、或其之某種組合,並可藉著該載具頭組件118及該台組 5 件142之任一個或兩者來提供該相對運動。一耦合至基座i3〇 之支臂164將該載具固定組件118支撐在該Ecmp台132上 方。 該載具頭組件118大致上包含一輕合至載具頭I〗〗之驅 動系統102,用於對該載具頭122提供至少旋轉式運動。另 外可致動該載具頭122朝向該Ecmp台132,使得扣留在該載 具頭122中之基板120於處理期間可抵靠在該Ecmp台132 之一處理表面104上。該載具頭122包含可界定一中心凹陷 區域(a center recess)之外殼124及扣環126,該中心凹陷區 域扣留該基板120。該載具頭122可為一由加州聖塔克拉拉 市之應用材料公司所製成之TITAN HEADTM或TITAN PROFILERTM晶圓載具。 該Ecmp台132大致上包含具有一上方台114及一下方 台148之台組件142,該等台旋轉式地設置在—基座158上。 該台組件142及該基座158間之一轴承154有利於該台組件 142相對該基座151旋轉。一馬達160對該台組件M2提供 該旋轉式運動。該上方台114之一頂部表面116可支樓該研 磨塾組件106於其上。該下方台148藉著任何習知輕合件, 諸如複數緊固裝置(未示出),而耗合至該上方台114«設置於 該上、下方台114、148間之複數定位栓銷146(第1圖中示 出其中之一)確保其彼此對齊。該上方台114及該下方台148 可視需要由單一、整體之構件所製成。 一界定在該台组件142中之氣室138 (plenum 138)可被 局部形成於該上及下方台114、148之至少一個中。於第1 1333235 圓所描述之具體實施例中,一局部形成於該上方台114下表 面中之凹陷區144可界定出該氣室138β形成於該上方台U4 之至少一孔润118允許電解質在處理期間可由一電解質來源 170流動穿過該台組件142並接觸該基板120而被供應至該 氣室138。一耦合至該上方台114之蓋子150包圍該凹陷區 域144及局部界定該氣室138之邊界。或者,可利用一管子(未 示出)將該電解質分送至該研磨塾組件1〇6之頂部表面上。SUMMARY OF THE INVENTION The present invention generally relates to the removal of edge beads (EBR) from a substrate by an electrical polishing process. The electro-grinding process can have one or more electrodes adjacent the edge of the substrate and having a sufficient potential to specifically polish the electrodes of the edge, occurring simultaneously during electrochemical mechanical processing (Ecmp) of the substrate. Although an Ecmp station utilizing the electrode to electrically polish the edge will be disclosed herein, it will be appreciated that the electrode can also be used in an Ecmp station without a polishing pad to electrically polish the edge of the substrate. Furthermore, when the electrode is part of the Ecmp stage itself, the Ecmp station and the polishing pad can be used to polish the substrate. For example, other Ecmp stations can use different carrier heads and/or different ones as described herein. Table assemblies are all within the scope of the invention. 1 depicts a partial cross-sectional view of a non-standard processing station that utilizes a specific embodiment of the abrasive tamper assembly 106 to remove an edge bead from a substrate 120. The processing station 100 includes a carrier head assembly 118 that is designed to hold the substrate 120 against a table assembly 142 disposed in the Ecmp station 132. The substrate 120 is ground with relative motion provided between the substrate 120 and the stage assembly 142. The relative motion can be rotational, horizontal, or some combination thereof, and the relative motion can be provided by either or both of the carrier head assembly 118 and the set of five members 142. An arm 164 coupled to the base i3 supports the carrier securing assembly 118 above the Ecmp stage 132. The carrier head assembly 118 generally includes a drive system 102 that is coupled to the carrier head I for providing at least rotational motion of the carrier head 122. Alternatively, the carrier head 122 can be actuated toward the Ecmp table 132 such that the substrate 120 retained in the carrier head 122 can abut against one of the processing surfaces 104 of the Ecm station 132 during processing. The carrier head 122 includes a housing 124 that defines a center recess and a buckle 126 that retains the substrate 120. The carrier head 122 can be a TITAN HEADTM or TITAN PROFILERTM wafer carrier made by Applied Materials, Inc. of Santa Clara, California. The Ecmp station 132 generally includes a table assembly 142 having an upper stage 114 and a lower stage 148 that are rotatably disposed on the base 158. A bearing 154 between the table assembly 142 and the base 158 facilitates rotation of the table assembly 142 relative to the base 151. A motor 160 provides the rotary motion to the table assembly M2. A top surface 116 of the upper stage 114 can support the abrasive boring assembly 106 thereon. The lower stage 148 is affixed to the upper stage 114 by a plurality of conventional fastening members, such as a plurality of fastening means (not shown), between the upper and lower stages 114, 148. (one of them is shown in Figure 1) to ensure that they are aligned with each other. The upper stage 114 and the lower stage 148 can be made of a single, unitary member as desired. A gas chamber 138 (plenum 138) defined in the stage assembly 142 can be partially formed in at least one of the upper and lower stages 114, 148. In the specific embodiment described in the 1st 1333235 circle, a recessed region 144 partially formed in the lower surface of the upper stage 114 can define at least one hole 118 formed by the gas chamber 138β in the upper stage U4 to allow electrolyte The process may be supplied to the plenum 138 by an electrolyte source 170 flowing through the table assembly 142 and contacting the substrate 120. A cover 150 coupled to the upper stage 114 surrounds the recessed area 144 and partially defines the boundary of the plenum 138. Alternatively, the electrolyte may be dispensed onto the top surface of the abrasive crucible assembly 1 6 using a tube (not shown).

至少一接點組件134係隨著該研磨墊組件1〇6被設置在 該台組件142上》該至少一接點組件134至少延伸至或超出 該研磨墊組件106之上表面,且被設計成適於電耦合該基板 120至一電源166。該研磨墊組件1〇6之反向電極(counter electrode)(下文敘述)耦合至該電源166之不同端子,以在該 基板120及該等反向電極之間建立—電位。換句話說,於處 理期間,該接點組件134藉著電耦合該基板120至該電源166 之一端子而將偏壓加至該基板120,而該基板120被固定抵 靠在該研磨墊組件1〇6。該研磨墊組件1〇6耦合至該電源166 之另一端子。該電解質係由該電解質來源170導入及被置入 該Ecmp台,而在該基板120及該等反向電極之間完成一電 路。該導電電解質有利於由該基板120之表面及邊緣移除材 料。 第2圖描述第1圖的研磨墊組件1〇6及台組件142之局 部剖視圖。該研磨墊組件106包含至少一導電層210及一具 有處理表面214之上層212。於一具體實施例中,設置一至 少可穿過該上層212並至少延伸至該導電層210之至少一可 7 通透通道218,以允許該電解質在該基板120及該導電層210 之間建立一導電路徑。對某些具體實施例來說,其具有數千 通道218。部份通道218可能在研磨該基板120之該面時需 要,而其他通道則可能在研磨該基板邊緣時需要。因此,第 2圖圓示地描述僅只一些通道218,其較佳地是比所示者更 多。可使用黏接劑、接合、壓缩、模製等方式將該導電層210 及該研磨墊組件106之上層212結合成一整體組件。適用本 發明且對本發明有益之研磨墊組件的範例係揭示於γ Hu等 人在2003年6月6日提出之美國專利申請案序號第 1〇/455,941號中(標題為“用於電化學機械研磨之導電研磨 物件’’,代理人案號第4100P4號),及Y_Hu等人在2003年 6月6日提出之美國專利申請案序號第1〇/455 895號中(標題 為“用於電化學機械研磨之導電研磨物件”,代理人案號第 41 00P5號),該二申請案全部以引用的方式併入本文中。 該導電層210典型包含一抗腐蝕之導電材料,諸如金 屬、導電合金、鍍有金屬層之織布、導電聚合物、導電墊等。 導電金屬包含錫、鎳、銅、金等〃導電金屬亦包含一抗腐蝕 金屬’諸如塗在諸如銅、鋅、鋁等活性金屬上方之錫、鎳、 或金。導電合金包含無機合金及金屬合金,諸如在其他合金 中之青銅、黃銅、不銹鋼、或鈀錫合金。可利用磁性吸力、 靜電吸力、真空、黏著劑等將該導電層216固持在該台組件 142之上方台114的頂部表面116»其他層、諸如放開薄犋、 襯裡、及其他黏著層可設置於該導電層210及該上方台114 之間’以利於自該處理站100中輕鬆地處理 '插入、及移除 V5'5'52'5^ 該研磨塾組件1〇6» 該導電層210包含至少一〜 内部反向電極209及一外部反 向電極211,其係藉著一間 电 1反 、e W 213或其他介電間隔物而彼此 勿開。一第一端子202幫肋知人 所稱合該内部電極209至該電源 166,且一第二端子2〇3幫 π助耗合該外部電極211至該電源 166 ^譬如,不銹鋼螺絲(未 下出)分別固定至該電源1 66之弓丨 線204、205與該孳端早 02、203。該電源166供給第—電 壓至該外部電極211,該第一费麻μ # 電壓係高於供給至該内部電極 209之第一電麗。如此,該導雷思 等1:層210包含藉由該等電極2〇9、 所界定的最乂 一獨立之電極區而彼此隔絕。該導電層 亦應由-與電解質之化性質相容的材料製成,以使該等電極 209 2 1 1各區間之干擾減至最小。譬如,於該電解質化學性 質中之金屬穩定能夠使電極區干擾減至最小。 該外部電極211實質上外接該研磨墊組件1〇6之一外周 邊,使得當該基板12G及該台組# 142彼此相對移動時,該 外部電極211之電極區至少延伸至該基板12〇之一邊緣 220。當該基板120及該台組件142彼此相對移動時該内部 電極2〇9之電極區延伸越過對應於該基板12〇之一面Μ〗的 區域》該外部電極211相對於該邊緣端22〇的接近程度及該 内部電極209相對於該面221之接近度確保該等電極2〇9、 211之電極區延伸至該基板12〇之適當部份。於Ecmp期間, 該等電極209、211之每一個的電極區大體上保持分別鄰近該 基板120之邊緣220及該面221。該載具頭可掃過,使得該 邊緣220有時候係於該内部反向電極209之附近。 9 1333235At least one contact assembly 134 is disposed on the table assembly 142 as the polishing pad assembly 1 〇 6 extends to or beyond the upper surface of the polishing pad assembly 106 and is designed to Suitable for electrically coupling the substrate 120 to a power source 166. A counter electrode (described below) of the pad assembly 1-6 is coupled to different terminals of the power source 166 to establish a -potential between the substrate 120 and the counter electrodes. In other words, during processing, the contact assembly 134 applies a bias voltage to the substrate 120 by electrically coupling the substrate 120 to one of the terminals of the power source 166, and the substrate 120 is fixed against the polishing pad assembly. 1〇6. The polishing pad assembly 1〇6 is coupled to the other terminal of the power source 166. The electrolyte is introduced from the electrolyte source 170 and placed in the Ecmp station, and a circuit is completed between the substrate 120 and the counter electrodes. The conductive electrolyte facilitates removal of material from the surface and edges of the substrate 120. Fig. 2 is a partial cross-sectional view showing the polishing pad assembly 1〇6 and the stage assembly 142 of Fig. 1. The polishing pad assembly 106 includes at least one electrically conductive layer 210 and a layer 212 overlying the treated surface 214. In one embodiment, at least one permeable passage 218 is formed through at least the upper layer 212 and extending at least to the conductive layer 210 to allow the electrolyte to be established between the substrate 120 and the conductive layer 210. A conductive path. For some embodiments, it has thousands of channels 218. Part of the channel 218 may be required to polish the face of the substrate 120, while other channels may be required to polish the edge of the substrate. Thus, Figure 2 graphically depicts only a few channels 218, which are preferably more than shown. The conductive layer 210 and the upper layer 212 of the polishing pad assembly 106 can be combined into a unitary assembly using adhesives, bonding, compression, molding, and the like. An example of a polishing pad assembly to which the present invention is applicable and which is beneficial to the present invention is disclosed in U.S. Patent Application Serial No. 1/455,941, issued toK. Abraded conductive abrasive article '', attorney's docket number 4100P4), and U.S. Patent Application Serial No. 1/455,895, filed on Jun. 6, 2003. "Mechanical Grinding of Conductive Abrasive Articles", attorney Docket No. 41 00P5, the entire disclosure of which is hereby incorporated by reference herein in its entirety herein in its entirety the entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire entire all all all all all all all all all all all all all all all all all all each Alloy, woven fabric coated with metal layer, conductive polymer, conductive pad, etc. Conductive metal containing tin, nickel, copper, gold, etc. The conductive metal also contains a corrosion-resistant metal such as coated on activities such as copper, zinc, aluminum, etc. Tin, nickel, or gold above the metal. The conductive alloy contains inorganic alloys and metal alloys, such as bronze, brass, stainless steel, or palladium-tin alloys in other alloys. Magnetic suction, electrostatic attraction can be utilized. A vacuum, an adhesive, or the like is held on the top surface 116 of the upper stage 114 of the stage assembly 142. Other layers, such as a release liner, a liner, and other adhesive layers, may be disposed on the conductive layer 210 and above. Between the stages 114 to facilitate easy processing from the processing station 100 'insert, and remove V5' 5'52'5 ^ the abrasive 塾 assembly 1 〇 6» the conductive layer 210 contains at least one ~ internal reverse electrode 209 and an external counter electrode 211, which are not separated from each other by an electric 1, e W 213 or other dielectric spacer. A first terminal 202 rib is known to fit the internal electrode 209 to the a power source 166, and a second terminal 2 〇3 π assists the external electrode 211 to the power source 166. For example, stainless steel screws (not shown) are respectively fixed to the bow wires 204, 205 of the power source 1 66 and the The power supply 166 supplies a first voltage to the external electrode 211, and the first voltage is higher than the first current supplied to the internal electrode 209. Thus, the guide and the like 1: layer 210 comprises the last independent electrode region defined by the electrodes 2〇9 Isolated from each other. The conductive layer should also be made of a material that is compatible with the chemical properties of the electrolyte to minimize interference with the electrodes 209 2 1 1 . For example, the metal in the electrolyte chemistry is stable. The electrode region 211 can be substantially circumscribed to the outer periphery of one of the polishing pad assemblies 1 〇 6 such that when the substrate 12G and the gantry group 142 move relative to each other, the electrode of the external electrode 211 The region extends at least to one of the edges 220 of the substrate 12. When the substrate 120 and the stage assembly 142 move relative to each other, the electrode region of the internal electrode 2〇9 extends over an area corresponding to one of the substrates 12” The proximity of the external electrode 211 relative to the edge end 22〇 and the proximity of the internal electrode 209 to the surface 221 ensure that the electrode regions of the electrodes 2〇9, 211 extend to appropriate portions of the substrate 12〇. During Ecmp, the electrode regions of each of the electrodes 209, 211 are substantially maintained adjacent to the edge 220 of the substrate 120 and the face 221, respectively. The carrier head can be swept so that the edge 220 is sometimes tied to the inner counter electrode 209. 9 1333235

操作時,施加至該内部電極之該第一電堡可導致該基板 120之該面221進行一典型Ecmp製程,其係由於電化學分解 及因一钢層222與該處理基板214之直接接觸所致之磨擦所 致。該銅層222及該處理表面214間之接觸,可由該銅層移 除一鈍態層222,且能夠研磨及平面化該面221。如在第2 圊所示’在該基板120的Ecmp研磨之前,延伸至該基板12〇 邊緣220上的該銅層222,尚未於一單獨的邊緣珠狀物移除 (EBR)步驟中被移除。然而,既然環繞著該邊緣22〇之銅層 222欠缺與該處理表面214之接觸,因此,Ecmp不能移除環 繞著該邊緣220之銅層222。In operation, the first electric bunker applied to the internal electrode may cause the face 221 of the substrate 120 to undergo a typical Ecmp process due to electrochemical decomposition and direct contact between the steel layer 222 and the handle substrate 214. Caused by friction. The contact between the copper layer 222 and the processing surface 214 can remove a passive layer 222 from the copper layer and can polish and planarize the surface 221. The copper layer 222 extending onto the edge 220 of the substrate 12 is not yet removed in a separate edge bead removal (EBR) step, as shown in FIG. 2, before the Ecmp polishing of the substrate 120. except. However, since the copper layer 222 surrounding the edge 22 is not in contact with the processing surface 214, the Ecmp cannot remove the copper layer 222 surrounding the edge 220.

於本發明之一特別有利態樣中’於Ecmp期間,該外部 電極211及該基板120間之高電壓差,可沿著該基板12〇之 邊緣220移除該鋼層222而不需要該另外單獨之Ebr步驟。 該電源166供給該第二電壓至該外部電極211,使得該外部 電極211及該基板12〇間之電壓差係足以在該偏壓之作用下 移除該銅層222,而不需來自該處理表面214之任何磨耗。 雖然該純態層保護該銅層22在該第一電壓不遭受該基板120 及該内部電極209間之電壓差,該鈍態層不會保護該銅層222 在該第二電壓不遭受該基板12〇及該外部電極211間之高電 壓差。如此’供給至該外部電極211之第二電壓能夠經由一 電研磨製程移除或研磨環繞著該基板丨2〇之邊緣220的銅層 222。由該基板12〇之邊緣22〇移除銅層222之控制僅只需要 調整供給至該外部電極211之電壓。 既然該外部電極211僅只面對或鄰近該邊緣220,該外 10 1333235In a particularly advantageous aspect of the invention, during the Ecmp, a high voltage difference between the external electrode 211 and the substrate 120 can remove the steel layer 222 along the edge 220 of the substrate 12 without the need for the additional Separate Ebr steps. The power source 166 supplies the second voltage to the external electrode 211 such that the voltage difference between the external electrode 211 and the substrate 12 is sufficient to remove the copper layer 222 under the bias, without the need for the processing. Any wear on surface 214. Although the pure layer protects the copper layer 22 from the voltage difference between the substrate 120 and the internal electrode 209, the passivation layer does not protect the copper layer 222 from the substrate at the second voltage. 12〇 and a high voltage difference between the external electrodes 211. Thus, the second voltage supplied to the external electrode 211 can remove or polish the copper layer 222 surrounding the edge 220 of the substrate 2 via an electrical polishing process. The control of removing the copper layer 222 from the edge 22 of the substrate 12 is only required to adjust the voltage supplied to the external electrode 211. Since the external electrode 211 only faces or is adjacent to the edge 220, the outer 10 1333235

部電極211可由該基板120之邊緣220專一性地移除該銅層 222,並可能小部份移除鄰接該邊緣220之該面221的周邊。 因此,該外部電極221僅只電研磨該邊緣220,而面對或鄰 近該内部電極209的基板120之其餘部份,係經由該Ecmp 技術研磨。環繞著該面221之周邊所移除之銅層222的數量 依該外部電極211之第二電壓的高低、及該外部電極211至 該面221的周邊之接近度而定。該邊緣220之電研磨可與該 面221之Eemp同時地發生,使得該銅層222由該邊緣220 之移除於該基板120之處理期間不會影響產量。The electrode 211 can be specifically removed from the edge 220 of the substrate 120 and possibly a small portion of the perimeter of the face 221 adjacent the edge 220. Therefore, the external electrode 221 only electrically polishes the edge 220, and the remaining portion of the substrate 120 facing or adjacent to the internal electrode 209 is ground by the Ecmp technique. The number of copper layers 222 removed around the periphery of the face 221 depends on the level of the second voltage of the external electrode 211 and the proximity of the outer electrode 211 to the periphery of the face 221 . Electro-grinding of the edge 220 can occur simultaneously with Eemp of the face 221 such that the copper layer 222 is not affected by throughput during processing from the edge 220 to the substrate 120.

供給至該内部電極209之電壓視該Ecmp系統及隨其使 用之化學性質而定,以便獲得所需之Ecmp性能,諸如速率、 研磨輪廓' 平坦化、瑕疵及表面粗糙度。為允許該基板120 之面221的Ecmp研磨,該電源166較佳地是供給一大約零 伏特(V)(通常接地)之正偏壓至該基板120,且較佳地是在零 V至大約-5V、最較地是大約-2V或-3V供給該第一電壓至該 内部電極209。該電源166在一充分之電壓供給該第二電壓 至該外部電極211,以電研磨該銅層222。因此,該電源166 較佳地是在-4V至-20V、最較地是大約-10V供給該第二電壓 至該外部電極2 1 1。 雖然需要二分開之電極區的一最小值,以如在此所敘述 地·提供該基板分開的電研磨及Ecmp,可利用提供額外電極區 之額外電極,以修改Ecmp性能,俾能橫越該基板120之面 221獲得良好之一致性。較佳地是,電極區之數目由3變化 至5’並使該最外邊電極區專用於由該邊緣220電研磨該銅 11 1333235 層22 2,諸如藉由該外部電極211所提供者。The voltage supplied to the internal electrode 209 depends on the Ecmp system and the chemistry used therewith to achieve the desired Ecmp properties such as rate, polishing profile 'flattening, tantalum and surface roughness. To allow Ecmp polishing of the face 221 of the substrate 120, the power supply 166 is preferably supplied with a positive bias of approximately zero volts (V) (typically grounded) to the substrate 120, and preferably at zero V to approximately The first voltage is supplied to the internal electrode 209 at -5 V, most preferably about -2 V or -3 V. The power source 166 supplies the second voltage to the external electrode 211 at a sufficient voltage to electrically polish the copper layer 222. Therefore, the power source 166 preferably supplies the second voltage to the external electrode 2 1 1 at -4V to -20V, and most preferably about -10V. Although a minimum of two separate electrode regions is required to provide separate electro-grinding and Ecmp for the substrate as described herein, additional electrodes providing additional electrode regions can be utilized to modify the Ecmp performance and can be traversed. The surface 221 of the substrate 120 achieves good uniformity. Preferably, the number of electrode regions varies from 3 to 5' and the outermost electrode region is dedicated to electrically grinding the copper 11 1333235 layer 22 2 from the edge 220, such as provided by the outer electrode 211.

第3圊顯示一用於Ecmp台的五區導電層310 (a five zone conductive layer 310)之底部視圊,該台同時提供該基板 之研磨及該邊緣珠狀物移除》該導電層310包含提供該五區 五個電極306、307、308、309、311» —間隙313可將該等 電極306、3 07、30 8、309、31 1加以分開’每一電極包含用 於耦合至一電源之個別端子316、317、318、319、321。典 型1.0至2 · 0毫米之間隙3 1 3使各區間之干擾減至最小。第4 圖顯示一曲線圖,其說明一來自該等電極306、307、308、Figure 3 shows a bottom view of a five zone conductive layer 310 for the Ecmp stage, which simultaneously provides polishing of the substrate and removal of the edge bead. The conductive layer 310 comprises Providing five electrodes 306, 307, 308, 309, 311» of the five zones - the gap 313 can separate the electrodes 306, 3 07, 30 8 , 309, 31 1 'each electrode comprises for coupling to a power source Individual terminals 316, 317, 318, 319, 321 . Typical gaps of 1.0 to 2 mm are 3 1 3 to minimize interference in each interval. Figure 4 shows a graph illustrating one from the electrodes 306, 307, 308,

3 09、3 1 1之每一區分別對沿著其半徑各位置上之一基板形狀 有影響。曲線406、407' 408、409、411分別代表該等電極 3 06、3 07、308、309、311影響該形狀之百分比。如該曲線 411所示’藉著一外部電極所形成之電極區僅只由該基板之 邊緣移除銅。由於在處理期間該基板及該導電層31〇間之相 對移動’藉著鄰接該外部電極之電極所形成的電極區亦可由 該基板邊緣移除銅。因此,該外部電極及視需要鄰接該外部 電極之電極的偏壓相對該基板提供一充分高之電壓差,以經 由電研磨移除銅,而該其餘電極之偏壓能夠作Ecmp。 第5圖顯示一曲線圖,其直接在如由曲線501所指示的 Ecmp之前、及在如由曲線502所指示的Ecmp之後,說明一 基板上之銅厚度,並使用至少二電極區,以經由電研磨提供 邊緣珠狀物移除,同時能夠作該基板之面的Ecmp。如在該曲 線501中所示,於一邊緣珠狀物移除步驟中,既然該厚度不 會在該外徑變成零,在該晶圓邊緣之厚度(例如對應於 12 1333235 146-1 50毫米之半徑)證明該邊緣珠 吸琢珠狀物於Ecmp之前尚来被 移除。該曲線5 02顯示該面(例如料庙狄咖 J如對應於零及丨46毫米間之半 徑)業已經由Ecmp研磨。該曲線5〇2另在#5〇3說明由該邊 緣電研磨該導電層之影宰,因為在此點之厚度已達零。 雖然前文係針對本發明之諸 之其他及進一步具體實施例,卻 範圍係由隨後之申請專利所決定 【圓式簡單說明】 為了可詳細地了解本發明之上述特色的類型’本發明之 -更特別的敘述'言之即上面之摘要可參考各具體實施 例’-些具趙實施例係說明於所附圖面中。然而,應注意的 是所附囷面僅只說明本發明之典型具體實施例,且因此不被 視為其範圍之限制,對於本發明可容納其他同等有效之具體 實施例。Each of 3 09, 3 1 1 has an effect on the shape of one of the substrates along each of its radii. Curves 406, 407' 408, 409, 411 represent the percentage of the electrodes 3 06, 3 07, 308, 309, 311 that affect the shape, respectively. As shown by the curve 411, the electrode region formed by an external electrode removes copper only from the edge of the substrate. The relative movement between the substrate and the conductive layer 31 during processing can also remove copper from the edge of the substrate by the electrode regions formed by the electrodes adjacent to the external electrodes. Therefore, the external electrode and the bias of the electrode adjacent to the external electrode as needed provide a sufficiently high voltage difference relative to the substrate to remove copper by electropolishing, and the bias of the remaining electrodes can be Ecmp. Figure 5 shows a graph which directly illustrates the copper thickness on a substrate before Ecmp as indicated by curve 501 and after Ecmp as indicated by curve 502, and uses at least two electrode regions to Electro-grinding provides edge bead removal while enabling Ecmp on the face of the substrate. As shown in the curve 501, in an edge bead removal step, since the thickness does not become zero at the outer diameter, the thickness at the edge of the wafer (e.g., corresponding to 12 1333235 146-1 50 mm) The radius) proves that the edge bead sucking beads have been removed before Ecmp. The curve 052 shows that the face (e.g., the halfway between the temple and the 毫米46 mm) has been ground by Ecmp. The curve 5〇2 is further illustrated in #5〇3 to electrically grind the conductive layer from the edge because the thickness at this point has reached zero. Although the foregoing is directed to other and further embodiments of the present invention, the scope is determined by the following patent application [circular brief description] in order to understand in detail the type of the above-described features of the present invention - the present invention - In particular, the above description may be referred to the specific embodiments, and the description of the embodiments is set forth in the accompanying drawings. However, it is to be understood that the appended claims are only illustrative of the embodiments of the invention, and are not intended to

具體實施例,可設計本發明 未由其基本範圍脫離,且其 第1圖係一電化學機械處理(Ecmp)系統之處理站的局部 橫截面側視圖。 第2圖係研磨墊組件之一具體實施例的局部剖視圖其 說明一種能夠由基板邊緣移除銅之二區反向電極架構。 第3囷係一用於Ecmp系統的五區反向電極之底部視 圖,其可同時研磨該基板之一面以及該基板之邊緣,如此消 除對於一傳統邊緣珠狀物移除步驟之需求。 第4圊係一曲線圊’其說明該反向電極(如第3圊中所敘 述)之每一區在該研磨輪廓及該基板邊緣上之貢獻。 13 1333235 第5圖係一曲線圖,其在使用一電極以經由電研磨提供 邊緣珠狀物移除的Ecmp之前及之後’說明一基板上之銅厚 度。 【主要元件符號說明】DETAILED DESCRIPTION OF THE INVENTION The present invention can be devised without being separated from its basic scope, and its first drawing is a partial cross-sectional side view of a processing station of an electrochemical mechanical processing (Ecmp) system. Figure 2 is a partial cross-sectional view of one embodiment of a polishing pad assembly illustrating a two-region reverse electrode architecture capable of removing copper from the edge of the substrate. The third aspect is a bottom view of a five-zone counter electrode for an Ecmp system that simultaneously polishes one side of the substrate and the edge of the substrate, thus eliminating the need for a conventional edge bead removal step. The fourth line is a curve 圊' which illustrates the contribution of each of the opposing electrodes (as described in Section 3) to the abrasive profile and the edge of the substrate. 13 1333235 Figure 5 is a graph illustrating the copper thickness on a substrate before and after the use of an electrode to provide Embp for edge bead removal via electrospinning. [Main component symbol description]

100 處理站 102 驅動系統 104 處理表面 106 研磨墊子組件 108 孔洞 114 上方台 116 頂部表面 118 載具頭組件 120 基板 122 載具頭 124 外殼 126 扣環 130 基座 132 Ecmp 台 134 接觸組件 138 氣室 142 台組件 144 凹陷區域 146 定位栓銷 148 下方台 150 蓋子 154 軸承 158 基座 160 馬達 166 電源 170 電解質來源 202 第一端子 203 第二端子 204 ' 205 固定引線 209 内部反向電極 210 導電層 211 外部反向電極 212 上層 213 間隙 214 處理表面 218 可通透通道 220 邊缘 221 面 14 1333235 222 銅層 306 ' 307 ' 308 ' 309 ' 3 11 電極 316 、 317 、 318 、 319 ' 321 端子 間隙 502 曲線 3 10 五區導電層 313 % 406、407、408、409、41 1 ' 501、 503 點 尊100 Processing Station 102 Drive System 104 Processing Surface 106 Abrasive Pad Assembly 108 Hole 114 Upper Table 116 Top Surface 118 Carrier Head Assembly 120 Substrate 122 Carrier Head 124 Housing 126 Buckle 130 Base 132 Ecmp Table 134 Contact Assembly 138 Air Chamber 142 Table assembly 144 recessed area 146 positioning pin 148 lower table 150 cover 154 bearing 158 base 160 motor 166 power supply 170 electrolyte source 202 first terminal 203 second terminal 204 ' 205 fixed lead 209 internal reverse electrode 210 conductive layer 211 external reverse To the electrode 212, the upper layer 213, the gap 214, the processing surface 218, the transparent channel 220, the edge 221, the surface 14, the first layer, the surface of the copper layer 306' 307 ' 308 ' 309 ' 3 11 , the electrodes 316 , 317 , 318 , 319 ' 321 terminal gap 502 curve 3 10 five Zone conductive layer 313 % 406, 407, 408, 409, 41 1 ' 501, 503

1515

Claims (1)

1333235 A 拾、申請專利範圍: 1.一種處理一基板之方法,包括: 以一研磨墊组件接觸該基板,該研磨墊組件包含:一導 電部份及一上方部份,該上方部份具有與該基板之一表面接 觸的一處理表面,其中該導電部份具有一第一電極及一第二 電極; 將電偏壓加至該研磨墊組件的該第一電極以於鄰近該基 板之該表面形成具一第一電壓電位的一第一電極區,該電位 係經選擇以電化學機械處理(Ecmp)該基板之該表面;及 將電偏壓加至該研磨塾的該第二電極,以於鄰近未實體 上接觸該研磨墊蚯件的環繞該基板之一邊緣形成具一第二電 壓電位的一第二電極區,該電位係經選擇以於該Ecmp期間 同時電研磨環繞該基板之該邊緣上形成的一材料, 位 其中’該第二電壓電位高於該第一電壓電 2.如申請專利範圍第丨項之方法,更包括調整一施加至 面對未實體上接觸該研磨墊組件的環繞該基板之邊緣之該第 一電極上的電壓電位,以控制該邊緣之電研磨。 3.如申請專利範圍第1項之方法,其中該第一及第二電 極區係藉著至少二同心電極所形成。 16 1333235 4·如申請專利範圍第3項之方法,其中該基板及該第一 電極區間之一電壓差係少於5伏特。 5. 如申請專利範園第3項之方法,其中該基板及該第二 電極區間之一電壓差係在4伏特及20伏特之間。 6. 如申請專利範圍第3項之方法,更包含藉著形成面對 該基板之該表面的一額外電極區,提供一預定之研磨輪廓。 7·如申請專利範園第1項之方法,更包含以一更高的移 除速率沿著該基板的該邊緣移除一沉積之導電層的一部份, 該速率高於該導電層之一部分覆蓋該基板之該表面的速率。 8,一種用於處理一基板之設備,包含: 一研磨墊組件,其包含一導電部份及一上方部份,該上 方部份具有一與該基材之一表面接觸的處理表面,其中該導 電部份包含: 一第一電極區’其面對該基板之一面,並延伸 越過對應至該基板之該表面的一區域並且處於經選 擇以便能夠電化學機械處理(Ecmp)該表面之一第一 電壓電位; 一第二電極區,其鄰近未實體上接觸該研磨墊 組件之該處理表面的環繞該基板之一邊緣,該第二 17 1333235 電極區處於一第二電壓電位,該第二電位係經選擇 以便能夠電研磨環繞該基板之該邊緣所形成的一材 料;及 至少一電源,其適於供給該第一電壓電位至該 第一電極區及供給該第二電壓電位至該第二電極 區。1333235 A pick-up, patent application scope: 1. A method for processing a substrate, comprising: contacting a substrate with a polishing pad assembly, the polishing pad assembly comprising: a conductive portion and an upper portion, the upper portion having a processing surface in contact with one surface of the substrate, wherein the conductive portion has a first electrode and a second electrode; and an electrical bias is applied to the first electrode of the polishing pad assembly to be adjacent to the surface of the substrate Forming a first electrode region having a first voltage potential selected to electrochemically mechanically (Ecmp) the surface of the substrate; and applying an electrical bias to the second electrode of the polishing pad to Forming a second electrode region having a second voltage potential adjacent to an edge of the substrate adjacent to the substrate member, the potential is selected to simultaneously electrically polish the substrate around the substrate during the Ecmp period a material formed on the edge, wherein the second voltage potential is higher than the first voltage. 2. The method of claim 2, further comprising adjusting the application to the non-physical entity A voltage potential on the first electrode of the polishing pad assembly surrounding the edge of the substrate is contacted to control electrical polishing of the edge. 3. The method of claim 1, wherein the first and second electrode regions are formed by at least two concentric electrodes. The method of claim 3, wherein the voltage difference between the substrate and the first electrode section is less than 5 volts. 5. The method of claim 3, wherein the voltage difference between the substrate and the second electrode section is between 4 volts and 20 volts. 6. The method of claim 3, further comprising providing a predetermined abrasive profile by forming an additional electrode region facing the surface of the substrate. 7. The method of claim 1, further comprising removing a portion of the deposited conductive layer along the edge of the substrate at a higher removal rate, the rate being higher than the conductive layer A portion covers the rate of the surface of the substrate. 8. An apparatus for processing a substrate, comprising: a polishing pad assembly including a conductive portion and an upper portion, the upper portion having a processing surface in contact with a surface of the substrate, wherein the The conductive portion includes: a first electrode region 'which faces one side of the substrate and extends over a region corresponding to the surface of the substrate and is selected to enable electrochemical mechanical processing (Ecmp) of the surface a voltage potential; a second electrode region adjacent to an edge of the substrate that is not physically contacting the processing surface of the polishing pad assembly, the second 17 1333235 electrode region being at a second voltage potential, the second potential Selecting to electrically polish a material formed around the edge of the substrate; and at least one power source adapted to supply the first voltage potential to the first electrode region and to supply the second voltage potential to the second Electrode zone. 9·如申請專利範圍第8項之設備,其中該第二電壓電位 係高於該第一電壓電位。 10.如申請專利範圍第8項之設備,其中該第一及第二電 極區係藉著至少二同心電極所形成。 11. 如申請專利範圍第8項之設備,其t該第一電極區係 藉著一鄰近該基板之表面的内部電極所形成。9. The device of claim 8, wherein the second voltage potential is higher than the first voltage potential. 10. The device of claim 8 wherein the first and second electrode regions are formed by at least two concentric electrodes. 11. The apparatus of claim 8, wherein the first electrode region is formed by an internal electrode adjacent to a surface of the substrate. 12. 如申請專利範圍第8項之設備,其中該第二電極區係 藉著一鄰近環繞該基板之該邊緣的外部電極,以實質上外接 該研磨墊組件之一外周邊之方式所形成。 13.如申請專利範圍第8項之設備,其中該基板及該第一 電極區間之一電壓差係少於5伏特。 18 1333235 14.如申請專利範圍第8項之設備,其 電極區間之一電壓差係在4伏特及20伏4 15.如申請專利範圍第8項之設備,更 表面的多個額外電極區,選擇各額外電極 能夠作Ecmp及提供一預定之研磨輪廓。 中該基板及該第二 之間。 包含面對該基板之 區的電壓電位使其12. The device of claim 8 wherein the second electrode region is formed by substantially circumscribing an outer periphery of one of the polishing pad assemblies by an outer electrode adjacent the edge of the substrate. 13. The device of claim 8 wherein the voltage difference between the substrate and the first electrode section is less than 5 volts. 18 1333235 14. The apparatus of claim 8 wherein the voltage difference between one of the electrode sections is 4 volts and 20 volts. 4 15. The device of claim 8 is a device having a plurality of additional electrode regions on the surface. Each additional electrode is selected to be Ecmp and to provide a predetermined abrasive profile. Between the substrate and the second. Containing the voltage potential of the region facing the substrate 1919
TW94119366A 2004-06-11 2005-06-10 Edge bead removal by an electro polishing process TWI333235B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US57909804P 2004-06-11 2004-06-11
US11/087,878 US7303462B2 (en) 2000-02-17 2005-03-22 Edge bead removal by an electro polishing process

Publications (2)

Publication Number Publication Date
TW200540983A TW200540983A (en) 2005-12-16
TWI333235B true TWI333235B (en) 2010-11-11

Family

ID=34972294

Family Applications (1)

Application Number Title Priority Date Filing Date
TW94119366A TWI333235B (en) 2004-06-11 2005-06-10 Edge bead removal by an electro polishing process

Country Status (2)

Country Link
TW (1) TWI333235B (en)
WO (1) WO2005123317A1 (en)

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7578923B2 (en) * 1998-12-01 2009-08-25 Novellus Systems, Inc. Electropolishing system and process
JP4513145B2 (en) * 1999-09-07 2010-07-28 ソニー株式会社 Semiconductor device manufacturing method and polishing method
US6991528B2 (en) * 2000-02-17 2006-01-31 Applied Materials, Inc. Conductive polishing article for electrochemical mechanical polishing
US6848970B2 (en) * 2002-09-16 2005-02-01 Applied Materials, Inc. Process control in electrochemically assisted planarization
US6962524B2 (en) * 2000-02-17 2005-11-08 Applied Materials, Inc. Conductive polishing article for electrochemical mechanical polishing
US6852630B2 (en) * 2001-04-23 2005-02-08 Asm Nutool, Inc. Electroetching process and system
US6833063B2 (en) * 2001-12-21 2004-12-21 Nutool, Inc. Electrochemical edge and bevel cleaning process and system
US7842169B2 (en) * 2003-03-04 2010-11-30 Applied Materials, Inc. Method and apparatus for local polishing control
US20050173260A1 (en) * 2003-03-18 2005-08-11 Basol Bulent M. System for electrochemical mechanical polishing

Also Published As

Publication number Publication date
TW200540983A (en) 2005-12-16
WO2005123317A1 (en) 2005-12-29

Similar Documents

Publication Publication Date Title
US7303462B2 (en) Edge bead removal by an electro polishing process
US7276743B2 (en) Retaining ring with conductive portion
US6776693B2 (en) Method and apparatus for face-up substrate polishing
US6409904B1 (en) Method and apparatus for depositing and controlling the texture of a thin film
JP4575729B2 (en) Polishing pad for electrochemical mechanical polishing
US20040214510A1 (en) Conductive polishing pad with anode and cathode
US7790015B2 (en) Endpoint for electroprocessing
US7077721B2 (en) Pad assembly for electrochemical mechanical processing
WO2006041889A2 (en) Conductive pad design modification for better wafer-pad contact
JP2002541655A (en) Method and apparatus for plating and polishing
US7628905B2 (en) Algorithm for real-time process control of electro-polishing
JP2004134734A (en) Method and apparatus for polishing substrate
US20100059390A1 (en) METHOD AND APARATUS FOR ELECTROCHEMICAL MECHANICAL POLISHING NiP SUBSTRATES
US7201828B2 (en) Planar plating apparatus
KR20020022522A (en) Polishing Apparatus and Polishing Pad Useful In Polishing Apparatus and Polishing Method
US7608173B2 (en) Biased retaining ring
TWI290754B (en) Retaining ring with conductive portion
TWI333235B (en) Edge bead removal by an electro polishing process
US20090061617A1 (en) Edge bead removal process with ecmp technology
JP2004209588A (en) Polishing apparatus and polishing method
TW200403122A (en) Polishing method, polishing apparatus, and method for producing semiconductor device
US7205236B2 (en) Semiconductor substrate polishing methods and equipment
US20070235345A1 (en) Polishing method that suppresses hillock formation
JP2000246646A (en) Electro-deposited grinding wheel
JP5145857B2 (en) Wafer manufacturing method

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees