TWI307071B - Liquid crystal display and the method for driving it - Google Patents

Liquid crystal display and the method for driving it Download PDF

Info

Publication number
TWI307071B
TWI307071B TW94146363A TW94146363A TWI307071B TW I307071 B TWI307071 B TW I307071B TW 94146363 A TW94146363 A TW 94146363A TW 94146363 A TW94146363 A TW 94146363A TW I307071 B TWI307071 B TW I307071B
Authority
TW
Taiwan
Prior art keywords
liquid crystal
crystal display
data
scan
line
Prior art date
Application number
TW94146363A
Other languages
Chinese (zh)
Other versions
TW200725535A (en
Inventor
Eddy Giing Lii Chen
Sz Hsiao Chen
Tsau Hua Hsieh
Original Assignee
Innolux Display Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Innolux Display Corp filed Critical Innolux Display Corp
Priority to TW94146363A priority Critical patent/TWI307071B/en
Publication of TW200725535A publication Critical patent/TW200725535A/en
Application granted granted Critical
Publication of TWI307071B publication Critical patent/TWI307071B/en

Links

Description

1307071 九、發明說明: 【發明所屬之技術領域】 本發明係關於一種液晶顯示器及其驅動方法,尤指一種液晶 分子響應速度較快之液晶顯示器及其驅動方法。 【先前技術】 由於液晶顯示器具有輕、薄、耗電小等優點,因此被廣泛用 於攜帶式DVD、個人數位助理(PDA)、可視音樂播放器、行動電 話及筆記型電腦等領域。 請參閱第一圖,係一種先前技術液晶顯示器之示意圖。該液 晶顯示器1〇〇包括一液晶顯示面板1〇、一掃描驅動電路11、一資 料驅動電路12及一控制電路17。該液晶顯示面板10包括一上破 璃基板(圖未示)’ 一與該上玻璃基板相對設置之下玻璃基板(圖未 示)及位於二玻璃基板之間之一液晶層(圖未示)。該液晶面板10為 扭曲向列(Twisted Nematic,TN)型液晶面板。 該下玻璃基板包括複數相互平行之掃描線13,複數相互平 行且分別與該掃描線13絕緣垂直相交之資料線14,複數畫素電極 151及鄰近於該掃描線13與該資料線14相交叉處之複數薄膜電晶 體15。該薄膜電晶體15之閘極(未標示)連接至一掃描線13,源極 (未標示)連接至一資料線14,没極(未標示)連接至一畫素電極151。 該上玻璃基板包括與晝素電極151相對且透明之複數公共 電極152。該公共電極152可由氧化銦錫材料構成。一晝素電極 151、一公共電極152及夾於該二電極之間之液晶分子構成一畫素 单元,晝素早元係該液晶顯不器100之最小顯示單元。通常,給 所有公共電極152施加一穩定之公共電壓,給晝素電極151施加 根據外部圖像資料決定之灰階電壓,則位於二電極151、152之間 7 1307071 ^液晶分子在二電極151、152之電懸下扭轉 灰階顯示。 竹疋月度貫現 歡鶴電路11胁提供掃描訊號至轉描線13,該資 科驅動電路12用於提供代表圖像·之麵賴至 $ 用於控制該掃描驅動電路u及該資料駆4 請^第二圖,係上述液晶顯示器_之驅動訊號波形圖。 = 掃描時鐘訊號波形圖,‘‘G1-Gn,,係複數掃描訊號 n vcom”係施加於公共電極152上之公共電壓波形圖, VD係她加至畫素電極151之灰階電壓波形圖。 ^掃描驅動電路U於-巾貞時町内連續產生 =魏次施加該掃描訊號19至每一行掃描線13。該掃描訊號 ,糸回頓。當一行掃描線13被掃描期間,高電壓使連接於該 行上之複數薄職猶15均處於_狀態,即,該行上之薄膜電 晶體i5之祕與雜導通。_,# —行掃赠13被掃描期間, 該資料驅動電路12施加代表一細像資料pD之灰階電壓vd至 該資料線14,然後灰階電壓vd分別經由該行上之複數薄膜電晶 體15之源極及没極施加至該晝素電極151,使位於該行掃描線13 上之複數畫素單元顯示並保持此一巾貞圖像資料PD。 •後一赌描訊號19,施加至該行掃描線13之前,位於該行 掃描線13上之液晶晝素單元顯示之圖像資料pD保持不變。 後一幀掃描訊號19,施加至該行掃描線13之期間,高電壓 使連接於該行上之薄膜電晶體15均處於開啟狀態,同時,該資料 驅動電路12施加代表後一_像資料扣,之灰階電壓w至該資 1307071 料線14,然後,代表後一幀圖像資料pD,之灰階電壓VD分別經 由該行上之複數薄膜電晶體15之源極及汲極施加至該晝素電極 m ’使錄該輯描線13上之概^料紅齡更新為後一 幀圖像資料PD% 請一併參閱第三圖,係該液晶顯示器1〇〇中一晝素單元之灰 階電壓所對應透光率之曲顧。其巾‘加,’係施加至該晝素單 元之晝素電極151之灰階電壓波_,“BL”健晝素單^之灰 階電壓VD對應之透光率變化曲線。 如果該液晶顯示器1〇〇顯示動畫圖像資料PD時,連續二幀 晝面之圖像有所不同,很容易產生拖影,其原因在於畫素電極工釕 及公共電極152之間之液晶分子在電壓驅動下之響應速度有限, 其不能在一幀時間T内跟隨灰階電壓VD達到所需之透光率,有 4甚至需要二幀或以上時間來隨灰階電壓VD達到所需之透光率。 請參閱第四圖,係先前技術提高液晶分子響應速度之一種液 晶顯示器之示意圖。該液晶顯示器3⑽包括一液晶顯示面板3〇、 一掃描驅動電路31、一資料驅動電路32、一控制電路37及一補 償電路38。該液晶顯示面板30包括一上玻璃基板(圖未示),一與 b上玻璃基板相對设置之下玻璃基板(圖未示)及位於二玻璃基板 之間之一液晶層(圖未示)。該液晶面板3〇為TN型液晶面板。 該補償電路38包括一資料接收端381,一延遲電路382, 一 存儲單元383。該存儲單元383包括二輸入端及一補償輸出端 384。該資料接收端381連接至該存儲單元383之一輸入端,其亦 、、星由延遲電路382連接至該存儲單元383之另一輸入端,該補償 輪出端384連接至該資料驅動電路32。該存儲單元383預先存儲 一查詢表,該查詢表包括連續二幀圖像資料所對應之補償灰階。 1307071 該下玻璃基板包括複數相互平行之掃描線33,複數相互平 行且分別與該掃描線33絕緣垂直相交之資料線34,複數畫素電極 奴及鄰近於掃描線33與資料線34相交叉處之複數薄膜電晶體 35。該薄膜電晶體35之閘極(未標連接至一掃描線%,源極(未 標示)連接至-資料線34 ’汲極(未標示)連接至一晝素電極351。 該上玻璃基板包括與晝素電極351相對且透明之複數公妓 電極352。該公料極352可由氧化銦錫材料構成。一晝素電^ 3^1么共電極352及爽於該二電極之間之液晶分子構成一晝素 單元,畫素單元係該液晶顯示器3〇〇之最小顯示單元。一’、 該掃描驅動電路31用於提供掃描訊號至該掃描線^,該資 料驅動電路32祕提供代表圖像_之灰階龍至該資料線 34。該控制電路37用於控繼掃描驅動電路&及該資料驅動電 路32。-外部電路提供該液晶顯示器·顯示 該資料接收端381。 哪貞1·叶王 由⑻之功原理描述印賴償電賴先 382\ 1端381接收第一_像資料並存儲於該延遲電路 將^該補償電路38由該資料接收端381接收第二麵像 f並將其輪入該存儲單元383,該存儲單元撕還同時接收延遲 =382存儲之第一麵像資料’最後該存儲單元娜根據該第 像㈣及第二麵像資料該從該查詢表中讀取 並傳輸至該資料驅動電路32。 員义m 該掃描驅動· 31依捕轉描峨至每_ 該掃描訊號係-高電壓。當一行掃描線33 =行上之複數薄膜電晶體35均處於開啟:態::Ϊ 之薄膜電晶體35之汲極與源極導通。同時,當一行掃描線別皮 1307071 掃描期間’該資料驅動電路32根據該補償灰階施加補償驅 至,資料線34,然後該補償鶴分職由該行上之複數薄膜 電晶體35之源極及沒極施加至該晝素電極351,使位於 : 線33上之複數晝素單元顯示圖像。 田1307071 IX. Description of the Invention: [Technical Field] The present invention relates to a liquid crystal display and a driving method thereof, and more particularly to a liquid crystal display having a faster response speed of liquid crystal molecules and a driving method thereof. [Prior Art] Since liquid crystal displays have advantages such as lightness, thinness, and low power consumption, they are widely used in portable DVDs, personal digital assistants (PDAs), visual music players, mobile phones, and notebook computers. Please refer to the first figure, which is a schematic diagram of a prior art liquid crystal display. The liquid crystal display 1A includes a liquid crystal display panel 1A, a scan driving circuit 11, a data driving circuit 12, and a control circuit 17. The liquid crystal display panel 10 includes an upper glass substrate (not shown), a glass substrate (not shown) disposed opposite the upper glass substrate, and a liquid crystal layer between the two glass substrates (not shown). . The liquid crystal panel 10 is a twisted nematic (TN) type liquid crystal panel. The lower glass substrate includes a plurality of scanning lines 13 parallel to each other, a plurality of data lines 14 parallel to each other and insulated perpendicularly from the scanning lines 13, and a plurality of pixel electrodes 151 and adjacent to the data lines 14 adjacent to the scanning lines 13 A plurality of thin film transistors 15 are placed. The gate of the thin film transistor 15 (not shown) is connected to a scan line 13, the source (not shown) is connected to a data line 14, and the gate (not shown) is connected to a pixel electrode 151. The upper glass substrate includes a plurality of common electrodes 152 that are opposite to and transparent to the halogen electrodes 151. The common electrode 152 may be composed of an indium tin oxide material. A halogen electrode 151, a common electrode 152 and liquid crystal molecules sandwiched between the two electrodes constitute a pixel unit, and the halogen element is the smallest display unit of the liquid crystal display device 100. Generally, a stable common voltage is applied to all of the common electrodes 152, and a gray scale voltage determined according to external image data is applied to the halogen electrodes 151. Then, between the two electrodes 151 and 152, 71307071 ^the liquid crystal molecules are at the second electrode 151, The 152 is electrically suspended to reverse the gray scale display. The bamboo rafts are continuously provided with a scanning signal to the transfer line 13 for providing a representative image. ^The second figure is the driving signal waveform diagram of the above liquid crystal display. = Scan clock signal waveform, ''G1-Gn,, complex scan signal n vcom' is a common voltage waveform applied to the common electrode 152, and VD is a gray-scale voltage waveform that is applied to the pixel electrode 151. The scan driving circuit U is continuously generated in the 贞 贞 = = = = = 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加 施加On the line, the number of thin jobs is still in the _ state, that is, the secret of the thin film transistor i5 on the line and the impurity conduction. _, # - line sweeping 13 is scanned, the data driving circuit 12 applies a representative The gray scale voltage vd of the data pD is applied to the data line 14, and then the gray scale voltage vd is respectively applied to the pixel electrode 151 via the source and the gate of the plurality of thin film transistors 15 on the row, so that the scan line is located on the row. The upper pixel unit 13 displays and holds the image data PD. • The next gambling signal 19, before being applied to the line scan line 13, the liquid crystal element unit on the line scan line 13 is displayed. The image data pD remains unchanged. The next frame sweep The signal 19 is applied to the scanning line 13 of the row, and the high voltage causes the thin film transistors 15 connected to the row to be in an on state. At the same time, the data driving circuit 12 applies a gray scale representing the latter image. The voltage w is to the 1307071 material line 14, and then represents the image data pD of the subsequent frame, and the gray scale voltage VD is applied to the pixel electrode m via the source and the drain of the plurality of thin film transistors 15 on the row, respectively. 'Resume that the red age of the recording line 13 is updated to the image data PD% of the next frame. Please refer to the third figure for the gray scale voltage of a pixel unit in the liquid crystal display. The light transmittance is the same as the gray-scale voltage wave of the halogen electrode 151 applied to the halogen element, and the light transmittance corresponding to the gray-scale voltage VD of the "BL" If the liquid crystal display 1〇〇 displays the animated image data PD, the images of the two consecutive frames are different, and the smear is easily generated due to the difference between the pixel electrode process and the common electrode 152. The liquid crystal molecules have a limited response speed under voltage driving, which cannot Within one frame time T, the gray scale voltage VD is followed to achieve the desired light transmittance, and 4 or even two frames or more is required to achieve the desired light transmittance with the gray scale voltage VD. Please refer to the fourth figure, which is a prior art. A schematic diagram of a liquid crystal display device for improving the response speed of a liquid crystal molecule. The liquid crystal display 3 (10) includes a liquid crystal display panel 3, a scan driving circuit 31, a data driving circuit 32, a control circuit 37, and a compensation circuit 38. The liquid crystal display panel 30 includes an upper glass substrate (not shown), a glass substrate (not shown) disposed opposite the glass substrate on b, and a liquid crystal layer (not shown) between the two glass substrates. The 电路 is a TN type liquid crystal panel. The compensation circuit 38 includes a data receiving end 381, a delay circuit 382, and a storage unit 383. The memory unit 383 includes two inputs and a compensation output 384. The data receiving end 381 is connected to one input end of the storage unit 383, and the star is connected to the other input end of the storage unit 383 by a delay circuit 382. The compensation wheel output terminal 384 is connected to the data driving circuit 32. . The storage unit 383 stores in advance a lookup table including the compensation gray scale corresponding to the image data of two consecutive frames. 1307071 The lower glass substrate comprises a plurality of mutually parallel scan lines 33, a plurality of data lines 34 which are parallel to each other and respectively perpendicularly intersect with the scan lines 33, and the plurality of pixel electrodes are adjacent to the intersection of the scan lines 33 and the data lines 34. The plurality of thin film transistors 35. The gate of the thin film transistor 35 (not connected to a scan line %, the source (not labeled) is connected to the - data line 34' drain (not labeled) is connected to a halogen electrode 351. The upper glass substrate includes a plurality of male electrodes 352 opposite to the halogen electrode 351 and transparent. The male electrode 352 can be made of an indium tin oxide material. The common electrode 352 and the liquid crystal molecules between the two electrodes Forming a pixel unit, the pixel unit is the smallest display unit of the liquid crystal display 3. The scan driving circuit 31 is configured to provide a scan signal to the scan line ^, and the data driving circuit 32 provides a representative image. The gray-scale dragon reaches the data line 34. The control circuit 37 is used to control the scan drive circuit & and the data drive circuit 32. - The external circuit provides the liquid crystal display and displays the data receiving end 381. Ye Wang is described by the principle of (8), and the first _ image is received and stored in the delay circuit. The compensation circuit 38 receives the second image f from the data receiving end 381. Wheeling it into the storage unit 383, the storage unit tearing At the same time, the first image data stored in the delay=382 is stored. Finally, the memory cell is read from the lookup table and transmitted to the data driving circuit 32 according to the image (4) and the second image data. Scanning drive · 31 according to capture scanning to each _ the scanning signal system - high voltage. When a row of scanning lines 33 = a plurality of thin film transistors 35 on the line are on: state:: Ϊ thin film transistor 35 of the bungee At the same time, when a row of scanning lines is scanned 1307071 during scanning, the data driving circuit 32 applies compensation to the data line 34 according to the compensation gray scale, and then the compensation crane is divided into multiple thin films on the line. The source and the eclipse of the crystal 35 are applied to the halogen electrode 351, so that the plurality of halogen units located on the line 33 display an image.

請一併參閱第五圖’係該液晶顯示器3〇〇中一晝素單元之電 壓對應之透解變化之鱗圖。其巾“VD,,雜加至該晝素單 ^之晝素電極351之灰階電壓波形圖,“CVD”係施加至該晝素 ^兀之畫素電極351之補償驅動電壓之波形圖,“BL”係該=素 ^70之灰階電壓YD對應之透光率變化曲線,“CBL,,係該晝素 單元之補償驅動電壓CVD對應之透光率變化曲線。 一、 因該液晶顯示器300中該公共電極352被施加一穩定之公共 電壓Vcom,該畫素電極351被施加之補償驅動電壓CVD大於或 小於圖像資料對應之灰階電壓VD,則二電極351、352之電壓差 使得位於二電極351、352之間之液晶分子響應速度加快並在一幀 時間内到達所需要之透光率。惟,為了加快液晶分子響應速度, 施加至晝素電極351之補償驅動電壓CVD可能出現補償過度之情 況’當補償驅動電壓CVD補償過度時,位於二電極351、352之 間之液晶分子在一幀時間内到達之透光率超出灰階電壓^對應 之透光率’反使圖像顯示質量下降。 【發明内容】 有鑑於此,提供一種響應速度較快且圖像顯示質量較好之液 晶顯示器實為必需。 有鑑於此,提供一種響應速度較快且圖像顯示質量較好之液 晶顯示器之驅動方法實為必需。 一種液晶顯示器,其包括一液晶顯示面板、一掃描驅動電 11 1307071 路、一補償電路、一控制電路及一資料驅動電路。該液晶顯示面 板包括一第一基板、一與該第一基板相對設置之第二基板及夾於 該二基板之間之液晶層。該第一基板包括複數相互平行之掃描線 '及複數相互平行且絕緣垂直於掃描線之資料線。該掃描驅動電路 ‘ 連接至該複數掃描線。該資料驅動電路連接至該資料線。該補償 電路其根據連續二幀外部傳入之圖像資料産生補償灰階。該控制 電路根據該二幀中之後一幀外部圖像資料産生灰階。該掃描驅動 丨電路於一幀時間内連續兩次掃描同一掃描線,該掃描線被第一次 掃描時,該資料驅動電路接收該補償灰階,並根據該補償灰階施 加補償驅動電壓至該資料線。該掃描線被第二次掃描時,該資料 驅動電路接收該灰階,並根據該灰階施加該灰階電壓至該資料線。 一種液晶顯示器之驅動方法,該方法包括如下步驟:將一幀 時間分為第一時間段及第二時間段;在第一時間段内,該掃描驅 動電路依次掃描該掃描線,同時該資料驅動電路施加補償驅動電 壓至該資料線;在第二時間段内,該掃描驅動電路依次掃描該掃 描線’同時該資料驅動電路施加灰階電壓至該資料線。 種液晶顯示器,其包括一液晶顯示面板、一掃描驅動電 路、一補償電路、一控制電路、一第一資料驅動電路及一第二資 料驅動電路。液晶顯示面板包括一第一基板、一與該第一基板相 對設置之第二基板及一夾於該二基板之間之液晶層。該第一基板 包括複數相互平行之第一掃描線、複數與該第一掃描線間隔排列 且與其平行之第二掃描線、複數相互平行且分別與該第一掃描線 絕緣垂直相交之第一資料線及複數相互平行且分別與該第二掃描 線絕緣垂餘交之第二資料線。該掃描鶴電路連接至該複數第 一掃描線及複數第二掃描線。該第一資料驅動電路連接至該第一 12 1307071 - 資料線。該第二資料驅動電路連接至該第二資料線β該補償電路 其根據連續二幀外部傳入之圖像資料産生補償灰階。控制電路根 據該一幀中之後一幀外部圖像資料産生灰階。該掃描驅動電路依 ' 次掃描該第一掃描線及該第二掃描線。該第一資料驅動電路接收 、 該補償灰階,並於該第一掃描線被掃描時根據該補償灰階施加補 償驅動電壓至該第一資料線。該第二資料驅動電路接收該灰階並 於該第一知描線被知描時根據該灰階施加灰階電壓至該第二資料 線。 ’ . 一種液晶顯示器之驅動方法,其包括如下步驟:第一幀時間 内,該掃描驅動電路產生複數第一掃描訊號,並依次施加該第一 掃描訊號至每-行第-掃描線;每一行第一掃描線被掃描時,該 第一資料驅動電路施加補償驅動電壓至該第一資料線;第一幀時 間及第二巾貞時_,該掃描驅純路產生複數第二掃描訊號,並 依次施加該第二掃描訊號至每一行第二掃描線;每一行第二掃描 線被掃描時,該第二資料驅動電路施加灰階電壓至該第二資料 線,其中,每-第二掃描線被掃描滯後於其相鄰之第—掃描線被 > 被掃描一預定時間段。 相較於先前技術,上述液晶顯示器及其驅動方法先後施加該 補償驅動電壓及該灰階賴畫素·,因此該液晶顯示器可 ,盡量加速液晶響應,當畫素之透光率達到灰階電壓所對應之透 光率時’該灰Ρ旁電壓使畫素之透光率得到保持。所以上述液晶顯 示器及之響應速度較快且灰階輝度顯示準確,畫面質量較好。 【實施方式】 :月參閱第六圖,係本發明液晶顯示器第一實施方式之示意 圖。該液晶顯示器_包括-液晶顯示面板6G、—掃描驅動電路 13 1307071 61、一資料驅動電路62、一控制電路67及一補償電路68。該液 晶顯示面板60包括一上破璃基板(圖未示),一與該上玻璃基板相 對設置之下玻璃基板(圖未示)及位於二玻璃基板之間之一液晶層 (圖未示)。該液晶面板60為TN型液晶面板。 該補償電路68包括一資料接收端681,一延遲電路682,一Please refer to the fifth figure as a scale diagram of the permeation change corresponding to the voltage of a unit in the liquid crystal display. a gray-scale voltage waveform diagram of the wafer "VD," which is added to the halogen electrode 351 of the halogen element, and "CVD" is a waveform diagram of the compensation driving voltage applied to the pixel electrode 351 of the pixel. "BL" is a light transmittance change curve corresponding to the gray scale voltage YD of the element ^70, and "CBL" is a light transmittance change curve corresponding to the compensation driving voltage CVD of the pixel unit. 1. Since the common electrode 352 of the liquid crystal display 300 is applied with a stable common voltage Vcom, and the compensated driving voltage CVD applied by the pixel electrode 351 is greater than or less than the gray scale voltage VD corresponding to the image data, the second electrode 351 The voltage difference of 352 causes the liquid crystal molecules located between the two electrodes 351, 352 to increase in response speed and reach the required light transmittance within one frame time. However, in order to accelerate the response speed of the liquid crystal molecules, the compensation driving voltage CVD applied to the halogen electrode 351 may be excessively compensated. When the compensation driving voltage CVD is excessively compensated, the liquid crystal molecules located between the two electrodes 351 and 352 are in one frame. The light transmittance that arrives in time exceeds the light transmittance of the gray scale voltage ^, which causes the image display quality to decrease. SUMMARY OF THE INVENTION In view of the above, it is necessary to provide a liquid crystal display having a fast response speed and a good image display quality. In view of this, it is necessary to provide a driving method of a liquid crystal display which has a fast response speed and a good image display quality. A liquid crystal display comprising a liquid crystal display panel, a scan driving circuit 11 1307071, a compensation circuit, a control circuit and a data driving circuit. The liquid crystal display panel includes a first substrate, a second substrate disposed opposite the first substrate, and a liquid crystal layer sandwiched between the two substrates. The first substrate includes a plurality of mutually parallel scan lines 'and a plurality of data lines parallel to each other and insulated perpendicular to the scan lines. The scan driving circuit ‘ is connected to the complex scan line. The data driving circuit is connected to the data line. The compensation circuit generates a compensation gray scale based on image data externally transmitted from two consecutive frames. The control circuit generates gray scales based on the external image data of the subsequent frame in the two frames. The scan driving circuit scans the same scan line twice in a frame time. When the scan line is scanned for the first time, the data driving circuit receives the compensation gray scale, and applies a compensation driving voltage according to the compensation gray scale to the Information line. When the scan line is scanned for the second time, the data driving circuit receives the gray scale and applies the gray scale voltage to the data line according to the gray scale. A driving method of a liquid crystal display, the method comprising the steps of: dividing a frame time into a first time period and a second time period; in the first time period, the scan driving circuit sequentially scans the scan line, and the data driving The circuit applies a compensation driving voltage to the data line; in the second time period, the scan driving circuit sequentially scans the scan line ' while the data driving circuit applies a gray scale voltage to the data line. A liquid crystal display comprising a liquid crystal display panel, a scan driving circuit, a compensation circuit, a control circuit, a first data driving circuit and a second data driving circuit. The liquid crystal display panel includes a first substrate, a second substrate disposed opposite the first substrate, and a liquid crystal layer sandwiched between the two substrates. The first substrate includes a plurality of first scan lines that are parallel to each other, a plurality of second scan lines that are spaced apart from and parallel with the first scan lines, and a plurality of first data that are parallel to each other and perpendicularly intersect with the first scan lines. The line and the plurality of second data lines are parallel to each other and are respectively insulated from the second scan line. The scan crane circuit is connected to the plurality of first scan lines and the plurality of second scan lines. The first data driving circuit is connected to the first 12 1307071 - data line. The second data driving circuit is connected to the second data line β. The compensation circuit generates a compensation gray scale according to image data externally transmitted from two consecutive frames. The control circuit generates gray scales based on the outer image data of the subsequent frame in the one frame. The scan driving circuit scans the first scan line and the second scan line by 'times'. The first data driving circuit receives the compensation gray scale, and applies a compensation driving voltage to the first data line according to the compensation gray scale when the first scanning line is scanned. The second data driving circuit receives the gray scale and applies a gray scale voltage to the second data line according to the gray level when the first known line is known. A driving method of a liquid crystal display, comprising the steps of: generating, by a scan signal, a plurality of first scan signals in a first frame time, and sequentially applying the first scan signal to each of the first scan lines; each line When the first scan line is scanned, the first data driving circuit applies a compensation driving voltage to the first data line; the first frame time and the second frame time_, the scan drive pure path generates a plurality of second scan signals, and sequentially Applying the second scan signal to each row of second scan lines; when each row of second scan lines is scanned, the second data driving circuit applies a gray scale voltage to the second data line, wherein each second scan line is The scan lags behind its adjacent first - scan line is > is scanned for a predetermined period of time. Compared with the prior art, the liquid crystal display and the driving method thereof sequentially apply the compensation driving voltage and the gray scale ray, so the liquid crystal display can accelerate the liquid crystal response as much as possible, when the transmittance of the pixel reaches the gray scale voltage. When the corresponding transmittance is light, the voltage of the ash is maintained to maintain the transmittance of the pixel. Therefore, the above liquid crystal display has a fast response speed and accurate gray scale brightness display, and the picture quality is good. [Embodiment] FIG. 6 is a schematic view showing a first embodiment of a liquid crystal display of the present invention. The liquid crystal display includes a liquid crystal display panel 6G, a scan driving circuit 13 1307071 61, a data driving circuit 62, a control circuit 67, and a compensation circuit 68. The liquid crystal display panel 60 includes an upper glass substrate (not shown), a glass substrate (not shown) disposed opposite the upper glass substrate, and a liquid crystal layer between the two glass substrates (not shown). . The liquid crystal panel 60 is a TN type liquid crystal panel. The compensation circuit 68 includes a data receiving end 681, a delay circuit 682, and a

存儲單兀683。該存儲單元683包括二輸入端及一補償輸出端 684。該資料接收端681連接至該存儲單元683之一輸入端,其亦 經由延遲電路682連接至該存儲單元683之另一輸入端,該 輸出端684連接至該資料驅動電路&。該存儲單元娜預先存儲 -查詢表’該查詢表包括連續二細像#料所對應之補償灰階。 該下玻璃基板包括魏相互平行之掃絲63、傭相 f絕緣垂直相交之倾線64、複數畫素電極 及鄰近物姆63與資躲Μ相交讀 膜電晶體65之閘雖標示)連接至—掃描線 H—雜線64,祕(未標示)連接至—畫素電極如。 二上玻璃基板包括與畫素電極651相對且透明之複數公Store unit 683. The memory unit 683 includes two inputs and a compensation output 684. The data receiving end 681 is coupled to an input of the memory unit 683, which is also coupled via a delay circuit 682 to another input of the memory unit 683, the output 684 being coupled to the data driving circuit & The storage unit Na pre-stores the lookup table. The lookup table includes the compensation gray scale corresponding to the two consecutive images. The lower glass substrate comprises a wire 63 in which the Wei is parallel to each other, a tilt line 64 in which the servo phase f is perpendicularly intersected, a plurality of pixel electrodes, and a gate electrode 63 adjacent to the gate electrode 46. - Scan line H - ray line 64, secret (not labeled) connected to - pixel electrode. The upper glass substrate includes a plurality of transparent and transparent pixels 651

:共?可由氧化銦錫材料構成。-畫素電極6;、 - * - 及夾於該一電極之間之液晶分子構成一書专里 兀’旦素單元係該液晶顯示器_之最小顯示單元。一、 驅動電路61用於提供掃描訊號至該掃描線63,該資料 驅動電路62祕驅_資料線64。控貝料 驅ΓΙΐ及該資料驅動電路62。一外部電路同 ^器〇〇顯示所需之圖像資料至該控路67及該資料接=: Total? Can be composed of indium tin oxide material. - a pixel electrode 6;, -* - and a liquid crystal molecule sandwiched between the electrodes constitutes a book. The unit of the liquid crystal display is the smallest display unit. 1. The driving circuit 61 is configured to provide a scan signal to the scan line 63. The data drive circuit 62 is a secret drive_data line 64. Control the shell material drive and the data drive circuit 62. An external circuit and the device display the desired image data to the control circuit 67 and the data connection =

時門顯不器6()()之驅動方法包括如下步驟:首先,將-姑 夺間刀為第-時間段及第二時間段;然後,在第—時間段U 1307071 依-人掃描該掃描線63 ’同時該資料驅動電路62 f加補_動電壓至該資料線64 ;最後,在第二時間段内,該掃 依次掃描該掃描線63,同時該資料驅動電路62施 加灰階電駐歸概64。 士 “考第七圖’係該液晶顯示器600之工作時序圖。其 中’ Frame”代表_幅時間,“τι”係第一時間段,“τ ^ 参f 、、之公共電壓波形圖,虛線“CVD”係施加至晝 極補物皆電壓波形圖’實線“奶”係施加至晝素^ 之火階電壓波形圖。其中該第一時間段τ 大 或小於該第二時間段T2。 哥於大於 該液晶顯4㈣之卫作顧描述如下: 在從3償電路68先由該資料接收端081接收第一細像資料並 ^ °然後該補償電路68由該資料接收_ 還同睹接⑯、Μ貝料並將其輸入該存儲單元683,該存儲單元娜 接收延遲電路682存儲之第一細像資料’最後該存儲單 :卿根據該第一嶋資料及第二_像資 杳= 讀取一補償灰階並傳輸至該資料驅動電路62。 力』一巾貞時間之第—時間段T1内,該掃描驅動電路61依次施 田訊號至每一行掃描線63,該掃描訊號係一高電壓。备一行 63被掃描_,高賴使連接於蹄上之複數薄膜電晶體 通ίΓ姐狀態,即,該行上之_電晶體65级極與源極導 據_償^^^^3轉鋪間,該#咖树路62根 魏八 補償動電壓至該雜線64,然後該補償驅動 書,二職由該行上之複數薄膜電晶體&之源極奴極施加至該 息’、-極651,使位於該行掃描線63上之複數晝素單元快速到達 15 1307071 電路81、一第一資料驅動電路82、一第二資料驅動電路86、一控 制電路87及一補償電路88。該液晶顯示面板80包括一上玻璃基 板(圖未示)’ 一與該上玻璃基板相對設置之下玻璃基板(圖未示)及 位於二玻璃基板之間之一液晶層(圖未示)。該液晶面板為挪型液 晶面板。The driving method of the door display device 6()() includes the following steps: first, the knives are the first time period and the second time period; then, the first time period U 1307071 is scanned by the person The scan line 63' at the same time the data driving circuit 62f supplements the dynamic voltage to the data line 64; finally, in the second period, the scan sequentially scans the scan line 63, and the data driving circuit 62 applies gray scale electricity. Residents are 64. The "Seventh Diagram" is the working sequence diagram of the liquid crystal display 600. The 'Frame' stands for the _ frame time, the "τι" is the first time period, the "τ ^ 参 f , , the common voltage waveform diagram , the dotted line " The CVD" is applied to the buckstrap tonic voltage waveform diagram 'solid line' milk is applied to the fire level voltage waveform of the halogen ^, wherein the first time period τ is larger or smaller than the second time period T2. The above description of the liquid crystal display 4 (4) is as follows: First, the first fine image data is received by the data receiving end 081 from the 3 compensation circuit 68 and then the compensation circuit 68 is received by the data. And sucking the bait material into the storage unit 683, the storage unit Na receives the first fine image data stored by the delay circuit 682. Finally, the storage list is: according to the first data and the second image information = read A compensation gray scale is taken and transmitted to the data driving circuit 62. In the first period T1 of the time period, the scan driving circuit 61 sequentially applies the signal to each of the scanning lines 63, and the scanning signal is high. Voltage. A row of 63 is scanned _, Gao Lai makes it connected to The upper plurality of thin film transistors pass through the state of the sister, that is, the line of the 65-pole and the source of the transistor on the line _ compensation ^ ^ ^ ^ 3 turn shop, the #咖树路62 Wei eight compensation The voltage is applied to the miscellaneous line 64, and then the compensation drive book is applied to the source ', the pole 651 by the source of the plurality of thin film transistors & The plurality of pixel units quickly reach the 15 1307071 circuit 81, a first data driving circuit 82, a second data driving circuit 86, a control circuit 87 and a compensation circuit 88. The liquid crystal display panel 80 includes an upper glass substrate (not shown) A liquid crystal layer (not shown) disposed between the glass substrate (not shown) and the two glass substrates disposed opposite to the upper glass substrate. The liquid crystal panel is a para-type liquid crystal panel.

該補償電路88包括一資料接收端881,一延遲電路882,一 存儲單70 8δ3。該存儲單元883包括二輸入端及一補償輸出端 884。該資料接收端881連接至該存儲單元哪之一輸入端,其亦 經由延遲電路882連接至該存儲單元哪之另一輸入端,該補償 輸出端884連接至該第一資料驅動電路82。該存儲單元8幻預先 ,儲-查絲’該查詢表包括連續二細體料所對應之補償灰 ★,下玻璃基板包括複數相互平行之第一掃描線8如,複數與該 第-掃描線83a間隔排列且與其平行之第二掃描線咖,複數相互 平仃且分別與該第-掃描線83a絕緣垂直相交之第一資料線糾, 複數相互平行且分別與該第二掃描線咖絕緣垂直相交之第二資 ^線84b,複數畫素電極851,複數鄰近於第一掃描線伽與第一 資料線84a相交又處之第一薄膜電晶體脱及複數鄰近於第 描線83b與第二資料線相交又處之第二薄膜電晶體咖。該第 一薄膜電晶體85a之閘極(未標示)連接至該第一掃描線咖,源極 =示)連接至該第-資料線純。該第二薄膜電晶體娜之間極 ‘不)連接至該第二掃描線83b,源極(未標示)連接至該第 〜第二_電晶體85a、85b之没極(未標^ 連接至該晝素電極851。 糾5^破t基板包括與畫素電極851相對且透明之複數公共電 極脱。該公共電極852可由氧化銦錫材料構成。一畫素電極飢、 17 1307071 . 一公共電極852及夾於該二電極之間之液晶分子構成一晝素單 元’晝素單元係該液晶顯示器800之最小顯示單元。每一畫素單 元由二薄膜電晶體85a、85b驅動。 ' 該知'描驅動電路81連接至該第一、第二掃描線83a、83b。該 第為料驅動電路82連接至該第一資料線84a。該第二資料驅動 電路86連接至該第二資料線84b。該控制電路87用於控制該掃插 驅動電路81及該第一、第二資料驅動電路82、86。一外部電路同 時提供該液晶顯示器800顯示所需之圖像資料至該控制電路87及 • 該資料接收端881。 該液晶顯示器800之驅動方法包括如下步驟:在第一幀時間 内二該掃描驅動電路81產生複數第一掃描訊號,並依次施加該^ 一掃描訊號至每一行第一掃描線83a;每一行第一掃描線8如被掃 描時’該第一資料驅動電路82施加補償驅動電壓至該第一資料線 84a ;第一幀時間及第二幀時間内,該掃描驅動電路81產生複數 第二掃描訊號,並依次施加該第二掃描訊號至每一行第二掃描線 83b ;每一行帛二掃故線83b被掃描時,該第二資料驅動電路跖 • 施加灰階電壓至該第二資料線撕;其中每-第二掃描線咖被掃 描滯後於其相鄰之第-掃描線83a被掃描一預定時間段,該預定 時間段通常為半幀時間或三分之二幀時間。 請一併參考第九圖,係該液晶顯示器 800之工作時序圖。其 中’ “价_”代表一賴時間,“G1.1-G1.ii,,係該第-掃描訊號波 形圖’ G2.1-G2.n’,係該第二掃描訊號波形圖,“Vc〇m,’係施加 ' 於公共電極652上之公共電壓波形圖,“VD”係施加至晝素電極 651之灰階電壓波形圖’ “CVD”係施加至畫素電極651之補償 灰階電廢波形圖,其中該第二掃描訊號GZx(x為自然數且心 $η)滯後於該第一掃描訊號Gl.x半幀時間。 18 1307071 該液晶顯示器800之工作原理描述如下: 該補償電路88先由該資料接收端881接收第一幢圖像資料並 :儲於該延遲電路882中。然後該補償電路88由該資料接收端881 收第二巾貞’資料並將其輸入該存儲單元883,該存儲單元娜 還同時接收延遲電路882存儲之第一_像資料,最後該存儲單 兀883根據該第-_像資料及第二_像資料該從該查詢表中 讀取一補償灰階並傳輸至該第一資料驅動電路82。 第-—幅時間内’該掃描驅動電路81依次施加第一掃描訊號 至每-行第-掃描線83a,該第一掃描訊號係一高電壓。當 行第一掃描線83a被施加第一掃描訊號Gl x期間,高電壓使連 接於該,上之複數薄膜電晶體85a均處於開啟狀態,即,該行上 之第-薄膜電晶體85a之没極與源極導通。同時,當一行第一掃 描線83a被施加第-掃描訊號Gl x期間,該第一資料驅動電路犯 施加該補償驅動電屋CVD至該第-資料線84a,該補償驅動電壓 CVD分別經由該行上之第一薄膜電晶體85a之源極及沒極施加至 該晝素電極851,使位於該行第一掃描線咖上之複數晝素單元快 速到達所需之透光率。 —第一幀及第二幀時間内,該掃描驅動電路81依次施加第二掃 描訊號G2.x至每-行第二掃描線83b,該第二掃描訊號係一高電 壓。當一行第二掃描線83b被施加第二掃描訊號G2.x期間,高電 壓使連接於該行上之複數第二薄膜電晶體85b均處於開啟狀態, 即:該行上之第二薄膜電晶體85b之没極與源極導通。同時,當 一行第_掃描線83b被施加第二掃描訊號G2x期間,該控制電路 87提供第二_像資料所對應之灰階電壓仰至該第二資料驅動 電路86 ’然後該第二資料驅動電路86施加該第二幀圖像資料所對 應之灰階電壓VD至該第二資料線8你,該灰階電麼yp分別經由 19 1307071 該行上之第二薄膜電晶體85b之源極及汲極施加至該晝素電極 851 ’使位於該第二行掃描線83b上之複數畫素單元保持^需 光率。 - 然,如果相鄰之第一掃描線83a及第二掃描線83b同時被掃 . 描’則同時經由該第一薄膜電晶體85a及該第二薄膜電晶體咖 連接於該第一掃描線83a及第二掃描線83b上之晝素電極851可 能會同時被施加補償驅動電壓CVD及灰階電壓^,這樣會導致 該液晶顯示器800圖像顯示混亂。為避免出現上述狀況每一該 • 第二^描線咖被掃描需滯後於其相鄰之第-掃描線83a被掃^ 定時間段。該液晶顯示H _巾,該滞後之預定時間段為半 幀時間。即,該第二掃描訊號G2x滯後於該第一掃描訊號Gl x 半幀時間。 · *該液晶顯示器800先依次經由該第一資料驅動電路幻及該第 一薄膜電晶體85a施加該補償驅動電壓CVD至一晝素電極851。 延遲半幀時間後,依次經由該第二資料驅動電路86及該第二薄膜 電晶體85^根據該灰階施加灰階電壓VD至該晝素電極脱。因此 •,液晶?示器_可先盡量加速晝素單元之液晶分子響應速度, 當晝素單元之透光率達到灰階電壓對應之透光率時,施加灰階電 壓VD使畫素單元之透光率得到保持。因此該液晶顯示器麵之 響應速度較快且灰階輝度顯示準確,畫面質量較好。 作為該液晶顯示器咖之另一變體實施方式,該液晶顯示器 之液Ba顯示面板可替換為平面切換型(in_plane switch,ips)液 ' 晶顯示面板,該平面切換型液晶顯示面板之公共電極與畫素電極 均位於同-玻璃基板上。該存儲之查詢表亦需替換為奶型液晶 顯示面板對紅贿㈣查詢表。另,該雜之預定_段亦可 為三分之二幀時間。 20 1307071 综上項所述,本發明確已符合發明專利之要件,爰依法提出 專?申請。惟’社項騎者僅為本發明之較佳實關,本發明 之範圍並不以上述實施方式為限,舉凡熟悉本案技藝之人士,在 援依本案創作精神所作之等效修飾或變化,皆應包含於以 請專利範圍内。 【圖式簡單說明】 第圖係一種先刖技術液晶顯示器之示意圖。The compensation circuit 88 includes a data receiving terminal 881, a delay circuit 882, and a memory unit 70 8δ3. The memory unit 883 includes two inputs and a compensation output 884. The data receiving end 881 is connected to which input terminal of the memory unit, and is also connected to the other input end of the memory unit via the delay circuit 882, and the compensation output terminal 884 is connected to the first data driving circuit 82. The storage unit 8 is pre-scheduled, the storage-chasing 'the look-up table includes the compensation gray corresponding to the continuous two fine materials, and the lower glass substrate includes a plurality of first scan lines 8 parallel to each other, such as the plural and the first scan line a second scanning line arranged at intervals and parallel thereto, the plurality of first data lines which are mutually flat and respectively perpendicularly intersected with the first scanning line 83a, and the plurality of parallel lines are parallel to each other and are respectively insulated from the second scanning line The intersecting second component 84b, the plurality of pixel electrodes 851, the plurality of first thin film transistors adjacent to the first scan line gamma and the first data line 84a are separated from the first trace 83b and the second data The line intersects the second thin film transistor coffee. A gate (not labeled) of the first thin film transistor 85a is connected to the first scan line, and a source is shown connected to the first data line. The second thin film transistor is not 'not connected' to the second scan line 83b, and the source (not labeled) is connected to the second to the second second transistor 85a, 85b (not labeled The pixel electrode 851 comprises a plurality of common electrode electrodes which are opposite to the pixel electrode 851 and are transparent. The common electrode 852 can be made of indium tin oxide material. A pixel electrode hunger, 17 1307071. A common electrode 852 and liquid crystal molecules sandwiched between the two electrodes constitute a halogen unit. The halogen unit is the smallest display unit of the liquid crystal display 800. Each pixel unit is driven by two thin film transistors 85a, 85b. The driving circuit 81 is connected to the first and second scanning lines 83a, 83b. The first material driving circuit 82 is connected to the first data line 84a. The second data driving circuit 86 is connected to the second data line 84b. The control circuit 87 is configured to control the scan driving circuit 81 and the first and second data driving circuits 82, 86. An external circuit simultaneously provides the liquid crystal display 800 to display the required image data to the control circuit 87 and The data receiving end 881. The liquid crystal display The driving method of the device 800 includes the following steps: in the first frame time, the scan driving circuit 81 generates a plurality of first scanning signals, and sequentially applies the scanning signals to each of the first scanning lines 83a; each line of the first scanning When the line 8 is scanned, the first data driving circuit 82 applies a compensation driving voltage to the first data line 84a; during the first frame time and the second frame time, the scan driving circuit 81 generates a plurality of second scanning signals, and The second scan signal is sequentially applied to each of the second scan lines 83b; and when the second scan line 83b is scanned, the second data drive circuit applies a gray scale voltage to the second data line; - the second scan line is scanned by its adjacent first scan line 83a for a predetermined period of time, which is usually a half frame time or two thirds of frame time. Please refer to the ninth figure together , is the working sequence diagram of the liquid crystal display 800. wherein 'the price _' represents a time, "G1.1-G1.ii, is the waveform of the first scan signal G2.1-G2.n', The second scan signal waveform, "V C〇m, ' applied to the common voltage waveform diagram on the common electrode 652, "VD" is applied to the gray scale voltage waveform diagram of the halogen electrode 651 '"CVD" is applied to the compensated gray scale of the pixel electrode 651 An electric waste waveform diagram, wherein the second scan signal GZx (x is a natural number and a heart $η) lags behind the first scan signal G1.x field time. 18 1307071 The working principle of the liquid crystal display 800 is described as follows: The circuit 88 first receives the first image data from the data receiving end 881 and stores it in the delay circuit 882. The compensation circuit 88 then receives the second frame data from the data receiving end 881 and inputs it into the storage. The unit 883 further receives the first _image data stored by the delay circuit 882, and finally the memory unit 883 reads a compensation from the lookup table according to the __image data and the second _image data. The gray scale is transmitted to the first data driving circuit 82. The scan driving circuit 81 sequentially applies a first scan signal to each of the line-first scan lines 83a, which is a high voltage. During the application of the first scan signal G1 x by the first scan line 83a, the high voltage causes the plurality of thin film transistors 85a connected thereto to be in an on state, that is, the first thin film transistor 85a on the line The pole is electrically connected to the source. Meanwhile, during a period in which the first scan line 83a is applied with the first scan signal G1 x, the first data driving circuit applies the compensation driving power house CVD to the first data line 84a, and the compensation driving voltage CVD is respectively via the line. The source and the gate of the first thin film transistor 85a are applied to the halogen electrode 851, so that the plurality of halogen units located on the first scanning line of the line quickly reach the desired light transmittance. - In the first frame and the second frame time, the scan driving circuit 81 sequentially applies the second scan signal G2.x to each of the second scan lines 83b, and the second scan signal is a high voltage. During a second scan line 83b being applied with the second scan signal G2.x, the high voltage causes the plurality of second thin film transistors 85b connected to the row to be in an open state, that is, the second thin film transistor on the row The pole of 85b is electrically connected to the source. Meanwhile, during a period in which the first scan signal 83b is applied with the second scan signal G2x, the control circuit 87 supplies the gray scale voltage corresponding to the second image data to the second data drive circuit 86' and then the second data drive. The circuit 86 applies the gray scale voltage VD corresponding to the image data of the second frame to the second data line 8, and the gray level power yp passes through the source of the second thin film transistor 85b on the line 19 1307071, respectively. The drain electrode is applied to the pixel electrode 851' to maintain the plurality of pixel units on the second row of scanning lines 83b. - If the adjacent first scan line 83a and the second scan line 83b are simultaneously scanned, the first thin film transistor 85a and the second thin film transistor are simultaneously connected to the first scan line 83a. And the halogen electrode 851 on the second scan line 83b may be simultaneously applied with the compensation driving voltage CVD and the gray scale voltage ^, which may cause the liquid crystal display 800 to display image confusion. In order to avoid the above situation, each of the second scanning lines is scanned after the adjacent first scanning line 83a is scanned for a period of time. The liquid crystal display H _ towel, the predetermined time period of the lag is half frame time. That is, the second scan signal G2x lags behind the first scan signal G1 x half frame time. * The liquid crystal display 800 first applies the compensation driving voltage CVD to the pixel electrode 851 via the first data driving circuit and the first thin film transistor 85a. After the delay of the half frame time, the second data driving circuit 86 and the second thin film transistor 85 are sequentially applied with the gray scale voltage VD according to the gray scale to the pixel electrode. Therefore, the liquid crystal display device _ can first accelerate the liquid crystal molecular response speed of the halogen element. When the light transmittance of the halogen element reaches the light transmittance corresponding to the gray scale voltage, the gray scale voltage VD is applied to make the pixel unit The light transmittance is maintained. Therefore, the response speed of the liquid crystal display surface is fast, the gray scale luminance is displayed accurately, and the picture quality is good. As another variant embodiment of the liquid crystal display device, the liquid Ba display panel of the liquid crystal display can be replaced with an in-plane switch (ips) liquid crystal display panel, and the common electrode of the planar switching liquid crystal display panel The pixel electrodes are all located on the same-glass substrate. The stored lookup table also needs to be replaced with a red pencil (four) lookup table for the milk type LCD panel. In addition, the predetermined number of segments may also be two-thirds of the frame time. 20 1307071 In summary, the present invention has indeed met the requirements of the invention patent, and has filed a special application in accordance with the law. However, the social rider is only a preferred embodiment of the present invention, and the scope of the present invention is not limited to the above embodiment, and those who are familiar with the skill of the present invention are equivalently modified or changed in the spirit of the present invention. All should be included in the scope of the patent. [Simple description of the drawing] The figure is a schematic diagram of a liquid crystal display of a prior art.

第=圖係第-®液晶顯示n之鶴訊號波形圖。 第三圖係第一圖液晶顯示器中一書音i 率之曲線圖。 畫素料之絲電朗對應透光 咖之示意圖。 變 ::晶顯示器中—晝素單元繩對應之透光率The first figure is the waveform of the crane signal of the -® liquid crystal display n. The third figure is a graph of the rate of a book in the liquid crystal display of the first figure. The silk of the silk material corresponds to the schematic diagram of the light coffee. Change: crystal display - light transmittance of the elemental unit rope

第六圖係本發明液晶顯示器第一 第七圖係第六圖液晶顯示器之工 第八圖係本發明液晶顯示器第二 第九圖係第八圖液晶顯示器之工 【主要元件符號說明】 液晶顯示面板 60 資料驅動電路 62、82 資料線 64 控制電路 67、87 液晶顯示器 600、800 公共電極 652、852 延遲電路 682、882 補償輪出端 684 、 884 實施方式之示意圖。 作時序圖。 實施方式之示意圖。 作時序圓。 掃描驅動電路 61、81 掃描線 63 薄膜電晶體 65 補償電路 68、88 晝素電極 651、851 資料接收端 681 、 881 存儲單元 683、883 第一掃描線 83a 21 1307071The sixth figure is the first seventh figure of the liquid crystal display of the present invention. The sixth figure is the eighth figure of the liquid crystal display. The second picture of the liquid crystal display of the present invention is the eighth picture of the liquid crystal display. [Main component symbol description] Liquid crystal display Panel 60 Data Drive Circuits 62, 82 Data Lines 64 Control Circuits 67, 87 Liquid Crystal Display 600, 800 Common Electrodes 652, 852 Delay Circuits 682, 882 Compensate for the implementation of wheeled ends 684, 884. Make a timing diagram. A schematic diagram of an embodiment. Make a time series circle. Scan drive circuit 61, 81 Scan line 63 Thin film transistor 65 Compensation circuit 68, 88 Alizarin electrode 651, 851 Data receiving end 681, 881 Memory unit 683, 883 First scan line 83a 21 1307071

第二掃描線 83b 第一資料線 84a 第二資料線 84b 第一薄膜電晶體65a 第二薄膜電晶體65b 22Second scan line 83b first data line 84a second data line 84b first thin film transistor 65a second thin film transistor 65b 22

Claims (1)

1307071 十、申請專利範圍: 1. 一種液晶顯示器,其包括: 一液晶顯示面板,其包括: 一第一基板,其包括: 複數掃描線; 複數與該掃描線相交之資料線; 一第二基板,其與該第一基板相對設置;及 夾於該二基板之間之液晶層; 一掃描驅動電路,其連接至該複數掃描線,該掃描驅動電路於 一幀時間内連續兩次掃描同一掃描線; 一補償電路,其根據連續二幀外部傳入之圖像資料産生補償灰 階; 一控制電路,其根據該二幀中之後一幀外部圖像資料産生灰階; 一資料驅動電路,該掃描線被第一次掃描時,該資料驅動電路 接收來自該補償電路之該補償灰階,並根據該補償灰階施加 補償驅動電壓至該資料線,該掃描線被第二次掃描時,該資 料驅動電路接收來自該控制電路之該灰階,並根據該灰階施 加該灰階電壓至該資料線。 2. 如申請專利範圍第1項所述之液晶顯示器,其中該液晶顯示面板 爲TN型液晶顯示面板。 3. 如申請專利範圍第2項所述之液晶顯示器,其中該第一基板進一 步包括複數畫素電極,該第二基板包括複數與該晝素電極相對 之公共電極。 4. 如申請專利範圍第3項所述之液晶顯示器,其中該第一基板進一 23 1307071 步包括複數鄰近於該掃描線及該資料線交又處之薄 每-電晶體之閘極連接至-掃描線,其源極連接至」;7 ’ 其没極連接至一晝素電極。 貝料線’ 5. 如申請專娜㈣丨項所述之液晶顯示器,其中該 爲IPS型液晶顯示面板。 4不面板 6. 如申請專利細第5項所述之液日日日顯示器,其中該第 步包括複數晝素電極及與該晝素電極相對之公共電極广1307071 X. Patent Application Range: 1. A liquid crystal display comprising: a liquid crystal display panel comprising: a first substrate comprising: a plurality of scan lines; a plurality of data lines intersecting the scan lines; a second substrate And the liquid crystal layer sandwiched between the two substrates; a scan driving circuit connected to the plurality of scan lines, the scan driving circuit scans the same scan twice in a frame time a compensation circuit that generates a compensation gray scale according to image data externally transmitted from two consecutive frames; a control circuit that generates gray scale according to an external image data of the subsequent one of the two frames; a data driving circuit, When the scan line is scanned for the first time, the data driving circuit receives the compensation gray scale from the compensation circuit, and applies a compensation driving voltage to the data line according to the compensation gray scale. When the scan line is scanned for the second time, the scan line is scanned for the second time. The data driving circuit receives the gray scale from the control circuit and applies the gray scale voltage to the data line according to the gray scale. 2. The liquid crystal display according to claim 1, wherein the liquid crystal display panel is a TN type liquid crystal display panel. 3. The liquid crystal display of claim 2, wherein the first substrate further comprises a plurality of pixel electrodes, the second substrate comprising a plurality of common electrodes opposite to the halogen electrodes. 4. The liquid crystal display of claim 3, wherein the first substrate further comprises a gate connected to the scanning line and the thin gate of the data line connected to the - The scan line has its source connected to ";7' which is connected to a halogen electrode. The feed line is as follows. 5. For the liquid crystal display described in the application (4), the IPS type liquid crystal display panel. 4 No panel 6. The liquid day and day display as described in claim 5, wherein the step comprises a plurality of halogen electrodes and a common electrode opposite to the halogen electrode 7. 如申請專娜圍第i顧述之液晶顯示器,其中、,該 括;遲電路、一存儲單元’該存储單元包: -輸入知及-_輸出端’該資料接收端連接至該存儲單元之 -輸入端,該資料接收端亦經由延遲電路連接 另一輸入端,該補償輸_連接至該資料驅動電路, 查询表’查詢表包括連續二幀圖像資料所對應 8. 一種如申··_ 1撕粒《顯邱之職方法,其包 括如下步驟: 、 將’時間分為第一時間段及第二時間段; 在=時間段内’ 5亥掃描驅動電路依次掃描該掃描線,同時該 負料驅動電路施加補償驅動電壓至該資料線; 在ί、,夺間段内,δ亥知'描驅動電路依次掃描該掃描線,同時該 貧料驅動電路施加灰階電壓至該資料線。 9.如申請專利範圍第8項所述之液晶顯示器之驅動方法, 第一時間段等於該第二時間段。 10·如申料利範in第8項所述之液晶顯示器之驅動方法,其中, 該第一時間段大於該第二時間段。 247. If you apply for the LCD monitor of the company, it includes the late circuit, a storage unit 'the storage unit package: - the input knows the -_output terminal', the data receiving end is connected to the storage The input end of the unit, the data receiving end is also connected to the other input end via a delay circuit, and the compensation input_ is connected to the data driving circuit, and the query table includes a continuous two frames of image data. ··_ 1 tearing the film "Show Qiu's job method, which includes the following steps:, divide the 'time into the first time period and the second time period; in the = time period' 5 Hai scan drive circuit scans the scan line in turn At the same time, the negative material driving circuit applies a compensation driving voltage to the data line; in the ί, 夺 段 segment, the scanning circuit sequentially scans the scanning line, and the poor driving circuit applies a gray scale voltage to the Information line. 9. The driving method of a liquid crystal display according to claim 8, wherein the first time period is equal to the second time period. The driving method of the liquid crystal display according to the eighth aspect, wherein the first time period is greater than the second time period. twenty four
TW94146363A 2005-12-23 2005-12-23 Liquid crystal display and the method for driving it TWI307071B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW94146363A TWI307071B (en) 2005-12-23 2005-12-23 Liquid crystal display and the method for driving it

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW94146363A TWI307071B (en) 2005-12-23 2005-12-23 Liquid crystal display and the method for driving it

Publications (2)

Publication Number Publication Date
TW200725535A TW200725535A (en) 2007-07-01
TWI307071B true TWI307071B (en) 2009-03-01

Family

ID=45071533

Family Applications (1)

Application Number Title Priority Date Filing Date
TW94146363A TWI307071B (en) 2005-12-23 2005-12-23 Liquid crystal display and the method for driving it

Country Status (1)

Country Link
TW (1) TWI307071B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI395193B (en) * 2009-10-09 2013-05-01 Orise Technology Co Ltd Lcd driver circuit and driving method thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI395193B (en) * 2009-10-09 2013-05-01 Orise Technology Co Ltd Lcd driver circuit and driving method thereof

Also Published As

Publication number Publication date
TW200725535A (en) 2007-07-01

Similar Documents

Publication Publication Date Title
TWI247183B (en) Liquid crystal display device
TW558707B (en) Display apparatus and driving method of same
US20090015528A1 (en) Liquid crystal display having common voltage regenerator and driving method thereof
JP6190180B2 (en) Semiconductor device
US20080123002A1 (en) Liquid crystal display and driving method thereof
WO2015096326A1 (en) Array substrate, display device and driving method therefor
TW201227053A (en) Liquid crystal display apparatus
TW201037664A (en) Liquid crystal display reordered inversion
TWI277035B (en) A liquid crystal display and it's driving circuit and driving method
US8077128B2 (en) Liquid crystal display device
JP2014032396A (en) Display device driving method and display device
TW200901158A (en) Sample/hold circuit, electronic system, and control method utilizing the same
TWI305335B (en) Liquid crystal display and method for driving the same
TWI362641B (en) Liquid crystal display and display panel thereof
TW200417974A (en) Liquid crystal display
TWI317114B (en) Panel display apparatus and method for driving display panel
CN108564926B (en) Drive circuit and display device
TWI269257B (en) Thin film transistor LCD driving method
WO2015188390A1 (en) Display device and driving method therefor
JP4432694B2 (en) Electro-optical device, driving method of electro-optical device, and electronic apparatus
JP2006030964A (en) Liquid crystal display device and driving circuit for liquid crystal panel with memory effect
TWI345206B (en) Liquid crystal display device and it's driving circuit and driving method
JP3967577B2 (en) Method for driving liquid crystal panel and liquid crystal display device
TW200820192A (en) Liquid crystal display, driving circuit and driving method thereof
TWI307071B (en) Liquid crystal display and the method for driving it

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees